Loading files
This file is pinned to the selected release. Download the original to open it in your design tool.
ff948f991This file is pinned to the selected release. Download the original to open it in your design tool.
(rules PCB Control Module
(snap_angle
fortyfive_degree
)
(autoroute_settings
(fanout off)
(autoroute on)
(postroute on)
(vias on)
(via_costs 50)
(plane_via_costs 5)
(start_ripup_costs 100)
(start_pass_no 82)
(layer_rule F.Cu
(active on)
(preferred_direction horizontal)
(preferred_direction_trace_costs 1.0)
(against_preferred_direction_trace_costs 2.0)
)
(layer_rule B.Cu
(active on)
(preferred_direction vertical)
(preferred_direction_trace_costs 1.0)
(against_preferred_direction_trace_costs 2.0)
)
)
(rule
(width 250.0)
(clearance 200.2)
(clearance 125.0 (type smd_to_turn_gap))
(clearance 50.0 (type smd))
(clearance 200.2 (type "kicad_default"))
(clearance 200.2 (type Power))
)
(padstack "Via[0-1]_800:400_um"
(shape
(circle F.Cu 800.0 0.0 0.0)
)
(shape
(circle B.Cu 800.0 0.0 0.0)
)
(attach off)
)
(via
"Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
)
(via
"Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
)
(via
"Via[0-1]_800:400_um-Power" "Via[0-1]_800:400_um" Power
)
(via_rule
default "Via[0-1]_800:400_um"
)
(via_rule
"kicad_default" "Via[0-1]_800:400_um-kicad_default"
)
(via_rule
Power "Via[0-1]_800:400_um-Power"
)
(class default
(clearance_class default)
(via_rule default)
(rule
(width 250.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
(class "kicad_default"
"Net-(D1-A)" "Net-(D1-K)" "Net-(D2-A)" "Net-(D2-K)" "Net-(D3-A)" "Net-(D3-K)" "Net-(D4-A)" "Net-(D4-K)"
"Net-(D5-A)" "Net-(D5-K)" "Net-(D6-A)" "Net-(D6-K)" INST7 "Net-(D7-K)" INST6 "Net-(D8-K)"
INST5 "Net-(D9-K)" INST4 "Net-(D10-K)" CW0 INST3 CW1 "Net-(D11-K)"
CW2 INST2 CW3 "Net-(D12-K)" CW4 INST1 CW5 "Net-(D13-K)"
CW6 INST0 CW7 "Net-(D14-K)" CW8 "Net-(D15-K)" CW9 "Net-(D16-K)"
CW10 "Net-(D17-K)" CW11 "Net-(D18-K)" CW12 "Net-(D19-K)" CW13 "Net-(D20-K)"
CW14 "Net-(D21-K)" CW15 "Net-(D22-K)" BUS0 "Net-(D23-K)" BUS1 "Net-(D24-K)"
BUS2 "Net-(D25-K)" BUS3 "Net-(D26-K)" BUS4 "Net-(D27-K)" BUS5 "Net-(D28-K)"
BUS6 "Net-(D29-K)" BUS7 "Net-(D30-K)" "Net-(D31-K)" "Net-(D32-K)" "Net-(D33-K)" "TOP_SIG_OUT_2"
"TOP_SIG_OUT_1" "TOP_SIG_OUT_0" "TOP_SIG_IN_2" "TOP_SIG_IN_1" "TOP_SIG_IN_0" CLOCK RESET "BOTTOM_SIG_IN_0"
"BOTTOM_SIG_IN_1" "BOTTOM_SIG_IN_2" "BOTTOM_SIG_OUT_0" "BOTTOM_SIG_OUT_1" "BOTTOM_SIG_OUT_2" "Net-(D34-K)" "Net-(D35-K)" ~{CLOCK}
"Net-(D36-K)" "Net-(D37-K)" ~{RESET} "Net-(D38-K)" "Net-(U10-Pad12)" "Net-(U10-Pad6)" "Net-(U10-Pad11)" "Net-(U10-Pad5)"
"~{FR_IN}" "Net-(U6-Pad12)" "Net-(U6-Pad11)" ~{CW4} ~{CW0} "GND_1k" "MI_CLOCK" ~{CW14}
"Net-(J1-CC1)" "Net-(J1-CC2)" "unconnected-(RN1-R2-Pad3)" "unconnected-(U1-TC-Pad15)" "unconnected-(U2-Q2-Pad5)" "unconnected-(U2-Q3-Pad6)" "unconnected-(U6-Pad6)"
(clearance_class "kicad_default")
(via_rule "kicad_default")
(rule
(width 250.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
(class Power
GND VCC
(clearance_class Power)
(via_rule Power)
(rule
(width 600.0)
)
(circuit
(use_layer F.Cu B.Cu)
)
)
)