Processor/Src/Memory · rsd · modify-mem-latency-sim | ThingAtlas

publicUnclaimed/

rsd

CloneStarsFork Build this

Design files

Name	Storage	Size
.. / Parent directory
Axi4LiteControlMemoryIF.sv	Git	4.3 KB
Axi4LiteControlRegister.sv	Git	20.2 KB
Axi4LiteControlRegisterIF.sv

Ryota Shioyafeat: add another memory latency simulator that simulates fixed cycle latency65a4a27a7

Name	Storage	Size
.. / Parent directory
Axi4LiteControlMemoryIF.sv	Git	4.3 KB
Axi4LiteControlRegister.sv	Git	20.2 KB
Axi4LiteControlRegisterIF.sv	Git	4.5 KB
Axi4LiteMemory.sv	Git	9.5 KB
Axi4Memory.sv	Git	70.7 KB
Axi4MemoryIF.sv	Git	8.6 KB
ControlQueue.sv	Git	1.3 KB
Memory.sv	Git	8.0 KB
MemoryLatencySimulator.sv	Git	4.5 KB
MemoryMapTypes.sv	Git	8.1 KB
MemoryReadReqQueue.sv	Git	1.3 KB
MemoryTypes.sv	Git	3.1 KB
MemoryWriteDataQueue.sv	Git	1.4 KB