publicUnclaimed/

RISCBoy

Clone

Design files

Luke WrenImprove PPU bus timing, this seems like a genuine optimisation but weirdly is making system-level timing worse, so put on a branch for nowd9d9ba093

This file is pinned to the selected release. Download the original to open it in your design tool.

Source

#!/usr/bin/env python3

import sys

f = open(sys.argv[1])
regs = []
found_regs = False
for l in f:
	if found_regs:
		try:
			regs.append(int(l, 16))
		except:
			break
	else:
		found_regs = "Register contents:" in l
assert(len(regs) == 32)

# Actual test:

assert(regs[8] == 4181)
print("Test PASSED.")