Gwenhael Goavec-MerouspiOverJtag: reworks Artix and Spartan 7 approach: For a specific FPGA size, pins name is only a matter of package, internally physical pads are the same: a unique bitstream per size is necessary. This also simplify build.py by removing complexity to extract model, size and package.6c4a48f44