Loading files
This file is pinned to the selected release. Download the original to open it in your design tool.
(kicad_pcb (version 20171130) (host pcbnew "(5.1.6)-1")
(general
(thickness 1.6)
(drawings 25)
(tracks 0)
(zones 0)
(modules 4)
(nets 53)
)
(page A4)
(layers
(0 Top signal)
(1 In1.Cu signal)
(2 In2.Cu signal)
(31 Bottom signal)
(32 B.Adhes user)
(33 F.Adhes user)
(34 B.Paste user)
(35 F.Paste user)
(36 B.SilkS user)
(37 F.SilkS user)
(38 B.Mask user)
(39 F.Mask user)
(40 Dwgs.User user)
(41 Cmts.User user)
(42 Eco1.User user)
(43 Eco2.User user)
(44 Edge.Cuts user)
(45 Margin user)
(46 B.CrtYd user)
(47 F.CrtYd user)
(48 B.Fab user)
(49 F.Fab user)
)
(setup
(last_trace_width 0.25)
(trace_clearance 0.127)
(zone_clearance 0.508)
(zone_45_only no)
(trace_min 0.127)
(via_size 0.8)
(via_drill 0.4)
(via_min_size 0.4)
(via_min_drill 0.2)
(uvia_size 0.3)
(uvia_drill 0.1)
(uvias_allowed no)
(uvia_min_size 0.2)
(uvia_min_drill 0.1)
(edge_width 0.05)
(segment_width 0.2)
(pcb_text_width 0.3)
(pcb_text_size 1.5 1.5)
(mod_edge_width 0.12)
(mod_text_size 1 1)
(mod_text_width 0.15)
(pad_size 1.524 1.524)
(pad_drill 0.762)
(pad_to_mask_clearance 0.05)
(aux_axis_origin 0 0)
(visible_elements 7FFFFFFF)
(pcbplotparams
(layerselection 0x010fc_ffffffff)
(usegerberextensions false)
(usegerberattributes true)
(usegerberadvancedattributes true)
(creategerberjobfile true)
(excludeedgelayer true)
(linewidth 0.100000)
(plotframeref false)
(viasonmask false)
(mode 1)
(useauxorigin false)
(hpglpennumber 1)
(hpglpenspeed 20)
(hpglpendiameter 15.000000)
(psnegative false)
(psa4output false)
(plotreference true)
(plotvalue true)
(plotinvisibletext false)
(padsonsilk false)
(subtractmaskfromsilk false)
(outputformat 1)
(mirror false)
(drillshape 1)
(scaleselection 1)
(outputdirectory ""))
)
(net 0 "")
(net 1 3.3V)
(net 2 GND)
(net 3 V_USB)
(net 4 /~RESET)
(net 5 /39-BATT/3)
(net 6 /0-~BOOT~)
(net 7 /33-G6/RTC)
(net 8 /32-G5/RTC)
(net 9 /21-SDA)
(net 10 /22-SCL)
(net 11 /19-CIPO)
(net 12 /23-COPI)
(net 13 /18-SCK)
(net 14 /5-~CS)
(net 15 /17-G3/TX1/AUD_OUT)
(net 16 /16-G4/RX1/AUD_IN)
(net 17 /4-I2C_~INT)
(net 18 /15-G0)
(net 19 /13-PWM0)
(net 20 /12-PWM1)
(net 21 /14-D0)
(net 22 /27-D1)
(net 23 /26-G2/AUD_BCLK/SDA1)
(net 24 /25-G1/AUD_LRCLK/SCL1)
(net 25 /35-A1)
(net 26 /34-A0)
(net 27 /D+)
(net 28 /D-)
(net 29 "Net-(J1-Pad72)")
(net 30 "Net-(J1-Pad70)")
(net 31 "Net-(J1-Pad69)")
(net 32 "Net-(J1-Pad68)")
(net 33 "Net-(J1-Pad67)")
(net 34 "Net-(J1-Pad66)")
(net 35 "Net-(J1-Pad65)")
(net 36 "Net-(J1-Pad64)")
(net 37 "Net-(J1-Pad63)")
(net 38 "Net-(J1-Pad62)")
(net 39 "Net-(J1-Pad60)")
(net 40 "Net-(J1-Pad58)")
(net 41 "Net-(J1-Pad43)")
(net 42 "Net-(J1-Pad41)")
(net 43 "Net-(J1-Pad37)")
(net 44 "Net-(J1-Pad35)")
(net 45 "Net-(J1-Pad23)")
(net 46 "Net-(J1-Pad22)")
(net 47 "Net-(J1-Pad21)")
(net 48 "Net-(J1-Pad20)")
(net 49 "Net-(J1-Pad15)")
(net 50 "Net-(J1-Pad13)")
(net 51 "Net-(J1-Pad8)")
(net 52 "Net-(J1-Pad4)")
(net_class Default "This is the default net class."
(clearance 0.127)
(trace_width 0.25)
(via_dia 0.8)
(via_drill 0.4)
(uvia_dia 0.3)
(uvia_drill 0.1)
(add_net /0-~BOOT~)
(add_net /12-PWM1)
(add_net /13-PWM0)
(add_net /14-D0)
(add_net /15-G0)
(add_net /16-G4/RX1/AUD_IN)
(add_net /17-G3/TX1/AUD_OUT)
(add_net /18-SCK)
(add_net /19-CIPO)
(add_net /21-SDA)
(add_net /22-SCL)
(add_net /23-COPI)
(add_net /25-G1/AUD_LRCLK/SCL1)
(add_net /26-G2/AUD_BCLK/SDA1)
(add_net /27-D1)
(add_net /32-G5/RTC)
(add_net /33-G6/RTC)
(add_net /34-A0)
(add_net /35-A1)
(add_net /39-BATT/3)
(add_net /4-I2C_~INT)
(add_net /5-~CS)
(add_net /D+)
(add_net /D-)
(add_net /~RESET)
(add_net 3.3V)
(add_net GND)
(add_net "Net-(J1-Pad13)")
(add_net "Net-(J1-Pad15)")
(add_net "Net-(J1-Pad20)")
(add_net "Net-(J1-Pad21)")
(add_net "Net-(J1-Pad22)")
(add_net "Net-(J1-Pad23)")
(add_net "Net-(J1-Pad35)")
(add_net "Net-(J1-Pad37)")
(add_net "Net-(J1-Pad4)")
(add_net "Net-(J1-Pad41)")
(add_net "Net-(J1-Pad43)")
(add_net "Net-(J1-Pad58)")
(add_net "Net-(J1-Pad60)")
(add_net "Net-(J1-Pad62)")
(add_net "Net-(J1-Pad63)")
(add_net "Net-(J1-Pad64)")
(add_net "Net-(J1-Pad65)")
(add_net "Net-(J1-Pad66)")
(add_net "Net-(J1-Pad67)")
(add_net "Net-(J1-Pad68)")
(add_net "Net-(J1-Pad69)")
(add_net "Net-(J1-Pad70)")
(add_net "Net-(J1-Pad72)")
(add_net "Net-(J1-Pad8)")
(add_net V_USB)
)
(module SparkFun_MicroMod_ESP32:M.2-CARD-E-22 (layer Top) (tedit 5F941D9E) (tstamp 5F94128D)
(at 148.5011 114.365617)
(path /449C7C68)
(fp_text reference J1 (at 0 0) (layer F.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.15)))
)
(fp_text value MICROMOD-2222 (at 0 0) (layer F.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.15)))
)
(fp_line (start 9.925 0) (end 3.225 0) (layer Dwgs.User) (width 0.0508))
(fp_line (start 2.025 0) (end -9.925 0) (layer Dwgs.User) (width 0.0508))
(fp_line (start -9.925 0) (end -9.925 -3.5) (layer Dwgs.User) (width 0.0508))
(fp_line (start 9.925 -3.5) (end 9.925 0) (layer Dwgs.User) (width 0.0508))
(fp_poly (pts (xy 10 -4) (xy -10 -4) (xy -10 -2) (xy 10 -2)) (layer Dwgs.User) (width 0))
(fp_poly (pts (xy 10 -4) (xy -10 -4) (xy -10 -2) (xy 10 -2)) (layer Dwgs.User) (width 0))
(fp_poly (pts (xy 11 -5.2) (xy -11 -5.2) (xy -11 -4) (xy 11 -4)) (layer Dwgs.User) (width 0))
(fp_line (start 10 -22) (end 5.75 -22) (layer Dwgs.User) (width 0.0508))
(fp_line (start 2.25 -22) (end -10 -22) (layer Dwgs.User) (width 0.0508))
(fp_line (start -11 -21) (end -11 -4.6) (layer Dwgs.User) (width 0.0508))
(fp_line (start 3.225 -2.9) (end 3.225 0) (layer Dwgs.User) (width 0.0508))
(fp_line (start 2.025 -2.9) (end 2.025 0) (layer Dwgs.User) (width 0.0508))
(fp_line (start 11 -21) (end 11 -4.6) (layer Dwgs.User) (width 0.05))
(fp_line (start -10.3 -0.55) (end 10.7 -0.55) (layer F.Fab) (width 0.02))
(fp_poly (pts (xy 1.25 -21.75) (xy 2.05 -21.75) (xy 2.08842 -21.461827) (xy 2.171447 -21.183213)
(xy 2.297037 -20.921017) (xy 2.462097 -20.681696) (xy 2.662563 -20.471142) (xy 2.893499 -20.29454)
(xy 3.149218 -20.156239) (xy 3.423424 -20.059644) (xy 4 -20) (xy 4.290635 -20.007133)
(xy 4.576576 -20.059644) (xy 4.850782 -20.156239) (xy 5.106501 -20.29454) (xy 5.337437 -20.471142)
(xy 5.537903 -20.681696) (xy 5.702963 -20.921017) (xy 5.828553 -21.183213) (xy 5.95 -21.75)
(xy 6.75 -21.75) (xy 6.686952 -21.386065) (xy 6.576451 -21.033626) (xy 6.420427 -20.698842)
(xy 6.221608 -20.387564) (xy 5.983467 -20.10523) (xy 5.710166 -19.856774) (xy 5.40648 -19.646539)
(xy 5.077718 -19.478197) (xy 4.729623 -19.354691) (xy 4.368279 -19.27818) (xy 4 -19.25)
(xy 3.630811 -19.275627) (xy 3.268334 -19.35024) (xy 2.919037 -19.472506) (xy 2.589157 -19.640244)
(xy 2.284581 -19.85046) (xy 2.010746 -20.099401) (xy 1.77254 -20.382623) (xy 1.574215 -20.695072)
(xy 1.419311 -21.031169)) (layer Top) (width 0))
(fp_poly (pts (xy 1.25 -22) (xy 2.25 -22) (xy 2.276586 -21.696116) (xy 2.355538 -21.401465)
(xy 2.484456 -21.125) (xy 2.659422 -20.875122) (xy 2.875122 -20.659422) (xy 3.125 -20.484456)
(xy 3.401465 -20.355538) (xy 3.696116 -20.276586) (xy 4 -20.25) (xy 4.303884 -20.276586)
(xy 4.598535 -20.355538) (xy 4.875 -20.484456) (xy 5.124878 -20.659422) (xy 5.340578 -20.875122)
(xy 5.515544 -21.125) (xy 5.644462 -21.401465) (xy 5.75 -22) (xy 6.75 -22)
(xy 6.726473 -21.641053) (xy 6.656296 -21.288248) (xy 6.540669 -20.947621) (xy 6.38157 -20.625)
(xy 6.181722 -20.325906) (xy 5.944544 -20.055456) (xy 5.674094 -19.818278) (xy 5.375 -19.61843)
(xy 5.052379 -19.459331) (xy 4.711752 -19.343704) (xy 4 -19.25) (xy 3.641053 -19.273527)
(xy 3.288248 -19.343704) (xy 2.947621 -19.459331) (xy 2.625 -19.61843) (xy 2.325906 -19.818278)
(xy 2.055456 -20.055456) (xy 1.818278 -20.325906) (xy 1.61843 -20.625) (xy 1.459331 -20.947621)
(xy 1.343704 -21.288248) (xy 1.273527 -21.641053)) (layer F.Mask) (width 0))
(fp_poly (pts (xy 6.75 -22) (xy 5.75 -22) (xy 5.723414 -21.696116) (xy 5.644462 -21.401465)
(xy 5.515544 -21.125) (xy 5.340578 -20.875122) (xy 5.124878 -20.659422) (xy 4.875 -20.484456)
(xy 4.598535 -20.355538) (xy 4.303884 -20.276586) (xy 4 -20.25) (xy 3.696116 -20.276586)
(xy 3.401465 -20.355538) (xy 3.125 -20.484456) (xy 2.875122 -20.659422) (xy 2.659422 -20.875122)
(xy 2.484456 -21.125) (xy 2.355538 -21.401465) (xy 2.276586 -21.696116) (xy 2.25 -22)
(xy 1.25 -22) (xy 1.273527 -21.641053) (xy 1.343704 -21.288248) (xy 1.459331 -20.947621)
(xy 1.61843 -20.625) (xy 1.818278 -20.325906) (xy 2.055456 -20.055456) (xy 2.325906 -19.818278)
(xy 2.625 -19.61843) (xy 2.947621 -19.459331) (xy 3.288248 -19.343704) (xy 3.641053 -19.273527)
(xy 4 -19.25) (xy 4.358947 -19.273527) (xy 4.711752 -19.343704) (xy 5.052379 -19.459331)
(xy 5.375 -19.61843) (xy 5.674094 -19.818278) (xy 5.944544 -20.055456) (xy 6.181722 -20.325906)
(xy 6.38157 -20.625) (xy 6.540669 -20.947621) (xy 6.656296 -21.288248)) (layer B.Mask) (width 0))
(fp_line (start 1.9 -21) (end 1 -21) (layer Top) (width 0.1016))
(fp_line (start 1.9 -21) (end 1.9 -19.9) (layer Top) (width 0.1016))
(fp_line (start 4 -19.7) (end 4 -19) (layer Top) (width 0.1016))
(fp_line (start 6.1 -21) (end 6.1 -19.9) (layer Top) (width 0.1016))
(fp_line (start 6.1 -21) (end 7 -21) (layer Top) (width 0.1016))
(fp_poly (pts (xy 6.75 -21.75) (xy 5.95 -21.75) (xy 5.91158 -21.461827) (xy 5.828553 -21.183213)
(xy 5.702963 -20.921017) (xy 5.537903 -20.681696) (xy 5.337437 -20.471142) (xy 5.106501 -20.29454)
(xy 4.850782 -20.156239) (xy 4.576576 -20.059644) (xy 4 -20) (xy 3.709365 -20.007133)
(xy 3.423424 -20.059644) (xy 3.149218 -20.156239) (xy 2.893499 -20.29454) (xy 2.662563 -20.471142)
(xy 2.462097 -20.681696) (xy 2.297037 -20.921017) (xy 2.171447 -21.183213) (xy 2.05 -21.75)
(xy 1.25 -21.75) (xy 1.25 -21.749999) (xy 1.313048 -21.386064) (xy 1.42355 -21.033626)
(xy 1.579573 -20.698842) (xy 1.778393 -20.387563) (xy 2.016534 -20.10523) (xy 2.289835 -19.856774)
(xy 2.59352 -19.646539) (xy 2.922282 -19.478198) (xy 3.270377 -19.354692) (xy 4 -19.25)
(xy 3.999999 -19.25) (xy 4.369188 -19.275627) (xy 4.731666 -19.35024) (xy 5.080962 -19.472506)
(xy 5.410842 -19.640244) (xy 5.715418 -19.85046) (xy 5.989253 -20.099401) (xy 6.227459 -20.382623)
(xy 6.425784 -20.695072) (xy 6.580688 -21.03117)) (layer In1.Cu) (width 0))
(fp_line (start 6.1 -21) (end 7 -21) (layer In1.Cu) (width 0.1016))
(fp_line (start 6.1 -21) (end 6.1 -19.9) (layer In1.Cu) (width 0.1016))
(fp_line (start 4 -19.7) (end 4 -19) (layer In1.Cu) (width 0.1016))
(fp_line (start 1.9 -21) (end 1.9 -19.9) (layer In1.Cu) (width 0.1016))
(fp_line (start 1.9 -21) (end 1 -21) (layer In1.Cu) (width 0.1016))
(fp_arc (start 4 -22) (end 6.75 -22) (angle 180) (layer Dwgs.User) (width 0.0508))
(fp_arc (start 4 -22) (end 5.75 -22) (angle 180) (layer Dwgs.User) (width 0.0508))
(fp_arc (start -9.975 -20.975) (end -11 -21) (angle 87.205638) (layer Dwgs.User) (width 0.05))
(fp_arc (start 9.975 -20.975) (end 10 -22) (angle 87.205638) (layer Dwgs.User) (width 0.05))
(fp_arc (start -10.382675 -4.617324) (end -11 -4.6) (angle -86.784874) (layer Dwgs.User) (width 0.05))
(fp_arc (start 10.382675 -4.617324) (end 10.4 -4) (angle -86.784874) (layer Dwgs.User) (width 0.05))
(fp_arc (start 2.625 -2.9) (end 3.225 -2.9) (angle -180) (layer Dwgs.User) (width 0.0508))
(fp_arc (start 4 -22) (end 5.75 -22) (angle 180) (layer Dwgs.User) (width 0.0508))
(fp_text user 2222 (at 0 -21) (layer Dwgs.User)
(effects (font (size 0.285 0.285) (thickness 0.024)) (justify right top))
)
(fp_arc (start -10.44103 -3.485396) (end -10.4 -4) (angle 83.820277) (layer Dwgs.User) (width 0.0508))
(fp_arc (start 10.43557 -3.490583) (end 10.4 -4) (angle -84.949116) (layer Dwgs.User) (width 0.0508))
(pad GND2 thru_hole circle (at 4 -19.7) (size 0.454 0.454) (drill 0.2) (layers *.Cu *.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad GND3 thru_hole circle (at 6.1 -21) (size 0.454 0.454) (drill 0.2) (layers *.Cu *.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad GND1 thru_hole circle (at 1.9 -21) (size 0.454 0.454) (drill 0.2) (layers *.Cu *.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad 75 smd rect (at -9.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad 74 smd rect (at -9 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 1 3.3V) (solder_mask_margin 0.1016))
(pad 73 smd rect (at -8.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 8 /32-G5/RTC) (solder_mask_margin 0.1016))
(pad 72 smd rect (at -8.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 29 "Net-(J1-Pad72)") (solder_mask_margin 0.1016))
(pad 71 smd rect (at -8.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 7 /33-G6/RTC) (solder_mask_margin 0.1016))
(pad 70 smd rect (at -8 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 30 "Net-(J1-Pad70)") (solder_mask_margin 0.1016))
(pad 69 smd rect (at -7.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 31 "Net-(J1-Pad69)") (solder_mask_margin 0.1016))
(pad 68 smd rect (at -7.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 32 "Net-(J1-Pad68)") (solder_mask_margin 0.1016))
(pad 67 smd rect (at -7.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 33 "Net-(J1-Pad67)") (solder_mask_margin 0.1016))
(pad 66 smd rect (at -7 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 34 "Net-(J1-Pad66)") (solder_mask_margin 0.1016))
(pad 65 smd rect (at -6.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 35 "Net-(J1-Pad65)") (solder_mask_margin 0.1016))
(pad 64 smd rect (at -6.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 36 "Net-(J1-Pad64)") (solder_mask_margin 0.1016))
(pad 63 smd rect (at -6.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 37 "Net-(J1-Pad63)") (solder_mask_margin 0.1016))
(pad 62 smd rect (at -6 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 38 "Net-(J1-Pad62)") (solder_mask_margin 0.1016))
(pad 61 smd rect (at -5.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 11 /19-CIPO) (solder_mask_margin 0.1016))
(pad 60 smd rect (at -5.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 39 "Net-(J1-Pad60)") (solder_mask_margin 0.1016))
(pad 59 smd rect (at -5.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 12 /23-COPI) (solder_mask_margin 0.1016))
(pad 58 smd rect (at -5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 40 "Net-(J1-Pad58)") (solder_mask_margin 0.1016))
(pad 57 smd rect (at -4.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 13 /18-SCK) (solder_mask_margin 0.1016))
(pad 56 smd rect (at -4.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 15 /17-G3/TX1/AUD_OUT) (solder_mask_margin 0.1016))
(pad 55 smd rect (at -4.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 14 /5-~CS) (solder_mask_margin 0.1016))
(pad 54 smd rect (at -4 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 16 /16-G4/RX1/AUD_IN) (solder_mask_margin 0.1016))
(pad 53 smd rect (at -3.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 24 /25-G1/AUD_LRCLK/SCL1) (solder_mask_margin 0.1016))
(pad 52 smd rect (at -3.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 24 /25-G1/AUD_LRCLK/SCL1) (solder_mask_margin 0.1016))
(pad 51 smd rect (at -3.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 23 /26-G2/AUD_BCLK/SDA1) (solder_mask_margin 0.1016))
(pad 50 smd rect (at -3 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 23 /26-G2/AUD_BCLK/SDA1) (solder_mask_margin 0.1016))
(pad 49 smd rect (at -2.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 5 /39-BATT/3) (solder_mask_margin 0.1016))
(pad 48 smd rect (at -2.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 16 /16-G4/RX1/AUD_IN) (solder_mask_margin 0.1016))
(pad 47 smd rect (at -2.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 20 /12-PWM1) (solder_mask_margin 0.1016))
(pad 46 smd rect (at -2 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 15 /17-G3/TX1/AUD_OUT) (solder_mask_margin 0.1016))
(pad 45 smd rect (at -1.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad 44 smd rect (at -1.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 23 /26-G2/AUD_BCLK/SDA1) (solder_mask_margin 0.1016))
(pad 43 smd rect (at -1.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 41 "Net-(J1-Pad43)") (solder_mask_margin 0.1016))
(pad 42 smd rect (at -1 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 24 /25-G1/AUD_LRCLK/SCL1) (solder_mask_margin 0.1016))
(pad 41 smd rect (at -0.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 42 "Net-(J1-Pad41)") (solder_mask_margin 0.1016))
(pad 40 smd rect (at -0.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 18 /15-G0) (solder_mask_margin 0.1016))
(pad 39 smd rect (at -0.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad 38 smd rect (at 0 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 25 /35-A1) (solder_mask_margin 0.1016))
(pad 37 smd rect (at 0.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 43 "Net-(J1-Pad37)") (solder_mask_margin 0.1016))
(pad 36 smd rect (at 0.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad 35 smd rect (at 0.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 44 "Net-(J1-Pad35)") (solder_mask_margin 0.1016))
(pad 34 smd rect (at 1 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 26 /34-A0) (solder_mask_margin 0.1016))
(pad 33 smd rect (at 1.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad 32 smd rect (at 1.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 19 /13-PWM0) (solder_mask_margin 0.1016))
(pad 23 smd rect (at 3.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 45 "Net-(J1-Pad23)") (solder_mask_margin 0.1016))
(pad 22 smd rect (at 4 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 46 "Net-(J1-Pad22)") (solder_mask_margin 0.1016))
(pad 21 smd rect (at 4.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 47 "Net-(J1-Pad21)") (solder_mask_margin 0.1016))
(pad 20 smd rect (at 4.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 48 "Net-(J1-Pad20)") (solder_mask_margin 0.1016))
(pad 19 smd rect (at 4.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 16 /16-G4/RX1/AUD_IN) (solder_mask_margin 0.1016))
(pad 18 smd rect (at 5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 22 /27-D1) (solder_mask_margin 0.1016))
(pad 17 smd rect (at 5.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 15 /17-G3/TX1/AUD_OUT) (solder_mask_margin 0.1016))
(pad 16 smd rect (at 5.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 17 /4-I2C_~INT) (solder_mask_margin 0.1016))
(pad 15 smd rect (at 5.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 49 "Net-(J1-Pad15)") (solder_mask_margin 0.1016))
(pad 14 smd rect (at 6 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 10 /22-SCL) (solder_mask_margin 0.1016))
(pad 13 smd rect (at 6.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 50 "Net-(J1-Pad13)") (solder_mask_margin 0.1016))
(pad 12 smd rect (at 6.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 9 /21-SDA) (solder_mask_margin 0.1016))
(pad 11 smd rect (at 6.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 6 /0-~BOOT~) (solder_mask_margin 0.1016))
(pad 10 smd rect (at 7 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 21 /14-D0) (solder_mask_margin 0.1016))
(pad 9 smd rect (at 7.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 3 V_USB) (solder_mask_margin 0.1016))
(pad 8 smd rect (at 7.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 51 "Net-(J1-Pad8)") (solder_mask_margin 0.1016))
(pad 7 smd rect (at 7.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
(pad 6 smd rect (at 8 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 4 /~RESET) (solder_mask_margin 0.1016))
(pad 5 smd rect (at 8.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 28 /D-) (solder_mask_margin 0.1016))
(pad 4 smd rect (at 8.5 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 52 "Net-(J1-Pad4)") (solder_mask_margin 0.1016))
(pad 3 smd rect (at 8.75 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 27 /D+) (solder_mask_margin 0.1016))
(pad 2 smd rect (at 9 -1.525) (size 0.35 1.95) (layers Bottom B.Mask)
(net 1 3.3V) (solder_mask_margin 0.1016))
(pad 1 smd rect (at 9.25 -1.275 180) (size 0.35 1.45) (layers Top F.Mask)
(net 2 GND) (solder_mask_margin 0.1016))
)
(module SparkFun_MicroMod_ESP32:CREATIVE_COMMONS (layer Top) (tedit 0) (tstamp 5F94315F)
(at 184.4 63.75)
(descr "<h3>Creative Commons License Template</h3>\n<p>CC BY-SA 4.0 License with <a href=\"https://creativecommons.org/licenses/by-sa/4.0/\">link to license</a> and placeholder for designer name.</p>\n<p>Devices using:\n<ul><li>FRAME_LEDGER</li>\n<li>FRAME_LETTER</li></ul></p>")
(path /CC96BE8F)
(fp_text reference FRAME1 (at -32.6 -5.55) (layer F.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.15)))
)
(fp_text value FRAME-LEDGER (at -10.9 -5.15) (layer F.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.15)))
)
(fp_text user " https://creativecommons.org/licenses/by-sa/4.0/" (at -2.1 -9.55) (layer F.Fab)
(effects (font (size 1.6891 1.6891) (thickness 0.14224)) (justify left bottom))
)
(fp_text user "Released under the Creative Commons Attribution Share-Alike 4.0 License" (at -15.1 -12.85) (layer F.Fab)
(effects (font (size 1.6891 1.6891) (thickness 0.14224)) (justify left bottom))
)
)
(module SparkFun_MicroMod_ESP32:ORDERING_INSTRUCTIONS (layer Top) (tedit 0) (tstamp 5F9414EB)
(at 167.9811 62.1)
(descr "<h3>Special Ordering Instructions Alert</h3>\n<p>Indicates that the PCB material, colors, copper weights, and/or thickness are non-standard.</p>\n<p>(Standard is 1.6mm FR4, 1 oz copper, immersion silver plating, red soldermask, white silkscreen.)</p>\n<p>Use 0.7\" Vector font @ 8% ratio")
(path /994F8438)
(fp_text reference LOGO1 (at -7.0811 -3.7) (layer F.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.15)))
)
(fp_text value SPECIAL_INSTRUCTIONS-ORDERING (at -7.6811 -6.7) (layer Dwgs.User)
(effects (font (size 1.27 1.27) (thickness 0.15)))
)
(fp_line (start 0 0) (end 101.6 0) (layer F.Fab) (width 0.2032))
(fp_line (start 101.6 0) (end 101.6 8.89) (layer F.Fab) (width 0.2032))
(fp_line (start 101.6 8.89) (end 101.6 50.8) (layer F.Fab) (width 0.2032))
(fp_line (start 101.6 50.8) (end 0 50.8) (layer F.Fab) (width 0.2032))
(fp_line (start 0 50.8) (end 0 8.89) (layer F.Fab) (width 0.2032))
(fp_line (start 0 8.89) (end 0 0) (layer F.Fab) (width 0.2032))
(fp_line (start 0 8.89) (end 101.6 8.89) (layer F.Fab) (width 0.2032))
(fp_text user "(Add these comments when uploading gerbers.)" (at 1.27 6.35) (layer F.Fab)
(effects (font (size 1.6891 1.6891) (thickness 0.14224)) (justify left top))
)
(fp_text user "Ordering Instructions:" (at 1.27 1.27) (layer F.Fab)
(effects (font (size 2.8956 2.8956) (thickness 0.4572)) (justify left top))
)
)
(module SparkFun_MicroMod_ESP32:OSHW-LOGO-S (layer Bottom) (tedit 0) (tstamp 5F9416FD)
(at 153.5285 105.780417 180)
(descr "<h3>Open-Source Hardware (OSHW) Logo - Small - Silkscreen</h3>\n<p>Silkscreen logo for open-source hardware designs.</p>\n<p>Devices using:\n<ul><li>OSHW_LOGO</li></ul></p>")
(path /03FD88E0)
(fp_text reference LOGO3 (at 0 0 180) (layer B.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.15)) (justify mirror))
)
(fp_text value OSHW-LOGOS (at 0 0 180) (layer B.SilkS) hide
(effects (font (size 1.27 1.27) (thickness 0.15)) (justify mirror))
)
(fp_poly (pts (xy 0.3947 -0.9528) (xy 0.5465 -0.8746) (xy 0.9235 -1.182) (xy 1.182 -0.9235)
(xy 0.8746 -0.5465) (xy 1.0049 -0.232) (xy 1.4888 -0.1828) (xy 1.4888 0.1828)
(xy 1.0049 0.232) (xy 0.8746 0.5465) (xy 1.182 0.9235) (xy 0.9235 1.182)
(xy 0.5465 0.8746) (xy 0.394664 0.952817) (xy 0.232 1.0049) (xy 0.1828 1.4888)
(xy -0.1828 1.4888) (xy -0.232 1.0049) (xy -0.5465 0.8746) (xy -0.9235 1.182)
(xy -1.182 0.9235) (xy -0.8746 0.5465) (xy -1.0049 0.232) (xy -1.4888 0.1828)
(xy -1.4888 -0.1828) (xy -1.0049 -0.232) (xy -0.8746 -0.5465) (xy -1.182 -0.9235)
(xy -0.9235 -1.182) (xy -0.5465 -0.8746) (xy -0.472221 -0.916847) (xy -0.3947 -0.9528)
(xy -0.1794 -0.4331) (xy -0.179399 -0.4331) (xy -0.3315 -0.331493) (xy -0.4688 0)
(xy -0.446639 0.142321) (xy -0.382309 0.271193) (xy -0.281885 0.374447) (xy -0.154849 0.442333)
(xy -0.013199 0.468439) (xy 0.129691 0.450302) (xy 0.260326 0.389633) (xy 0.366372 0.292161)
(xy 0.437814 0.167091) (xy 0.467906 0.026234) (xy 0.453806 -0.117111) (xy 0.396846 -0.249406)
(xy 0.302405 -0.358159) (xy 0.1794 -0.4331)) (layer B.SilkS) (width 0))
)
(gr_text "Route\nOut" (at 152.5011 92.365617) (layer Dwgs.User)
(effects (font (size 0.4 0.4) (thickness 0.05)))
)
(gr_text "0.8mm PCB\n" (at 145 120.6) (layer Dwgs.User)
(effects (font (size 1 1) (thickness 0.15)))
)
(gr_text "Chamfered Edge" (at 144.3 118.7) (layer Dwgs.User)
(effects (font (size 1 1) (thickness 0.15)))
)
(gr_line (start 138.5761 114.365617) (end 150.5261 114.365617) (layer Edge.Cuts) (width 0.127) (tstamp 5F945038))
(gr_arc (start 152.5011 92.365617) (end 154.2511 92.365617) (angle 180) (layer Edge.Cuts) (width 0.127) (tstamp 14871B70))
(gr_arc (start 152.5 92.3) (end 154.3 92.3) (angle -180) (layer Dwgs.User) (width 0.1))
(gr_line (start 158.4261 114.365617) (end 151.7261 114.365617) (layer Edge.Cuts) (width 0.127) (tstamp 14870310))
(gr_line (start 138.5761 114.365617) (end 138.5761 110.865617) (layer Edge.Cuts) (width 0.127) (tstamp 14870950))
(gr_line (start 158.4261 110.865617) (end 158.4261 114.365617) (layer Edge.Cuts) (width 0.127) (tstamp 14872390))
(gr_arc (start 158.93667 110.875034) (end 158.9011 110.365617) (angle -84.949116) (layer Edge.Cuts) (width 0.127) (tstamp 14872070))
(gr_arc (start 138.060069 110.880221) (end 138.1011 110.365617) (angle 83.820277) (layer Edge.Cuts) (width 0.127) (tstamp 14870A90))
(gr_line (start 158.5011 92.365617) (end 154.2511 92.365617) (layer Edge.Cuts) (width 0.127) (tstamp 14872750))
(gr_line (start 150.7511 92.365617) (end 138.5011 92.365617) (layer Edge.Cuts) (width 0.127) (tstamp 14872430))
(gr_line (start 137.5011 93.365617) (end 137.5011 109.765617) (layer Edge.Cuts) (width 0.127) (tstamp 14871530))
(gr_line (start 151.7261 111.465617) (end 151.7261 114.365617) (layer Edge.Cuts) (width 0.127) (tstamp 148724D0))
(gr_line (start 150.5261 111.465617) (end 150.5261 114.365617) (layer Edge.Cuts) (width 0.127) (tstamp 148706D0))
(gr_arc (start 151.1261 111.465617) (end 151.7261 111.465617) (angle -180) (layer Edge.Cuts) (width 0.127) (tstamp 148721B0))
(gr_line (start 159.5011 93.365617) (end 159.5011 109.765617) (layer Edge.Cuts) (width 0.127) (tstamp 14871670))
(gr_arc (start 158.883775 109.748293) (end 158.9011 110.365617) (angle -86.784874) (layer Edge.Cuts) (width 0.127) (tstamp 148712B0))
(gr_arc (start 138.118424 109.748293) (end 137.5011 109.765617) (angle -86.784874) (layer Edge.Cuts) (width 0.127) (tstamp 14872570))
(gr_arc (start 158.4761 93.390617) (end 158.5011 92.365617) (angle 87.205638) (layer Edge.Cuts) (width 0.127) (tstamp 148727F0))
(gr_arc (start 138.526099 93.390617) (end 137.5011 93.365617) (angle 87.205638) (layer Edge.Cuts) (width 0.127) (tstamp 148710D0))
(gr_text "0.8mm PCB\nENIG Finish\n45 degree chamfered edge\nFour layer design" (at 169.2511 82.615617) (layer F.Fab) (tstamp 14872110)
(effects (font (size 1.6891 1.6891) (thickness 0.2667)) (justify left bottom))
)
(dimension 22 (width 0.1) (layer Dwgs.User)
(gr_text "22.000 mm" (at 133.7111 103.365617 90) (layer Dwgs.User)
(effects (font (size 1 1) (thickness 0.15)))
)
(feature1 (pts (xy 137.5011 92.365617) (xy 134.374679 92.365617)))
(feature2 (pts (xy 137.5011 114.365617) (xy 134.374679 114.365617)))
(crossbar (pts (xy 134.9611 114.365617) (xy 134.9611 92.365617)))
(arrow1a (pts (xy 134.9611 92.365617) (xy 135.547521 93.492121)))
(arrow1b (pts (xy 134.9611 92.365617) (xy 134.374679 93.492121)))
(arrow2a (pts (xy 134.9611 114.365617) (xy 135.547521 113.239113)))
(arrow2b (pts (xy 134.9611 114.365617) (xy 134.374679 113.239113)))
)
(dimension 22 (width 0.1) (layer Dwgs.User)
(gr_text "22.000 mm" (at 148.5011 87.715617) (layer Dwgs.User)
(effects (font (size 1 1) (thickness 0.15)))
)
(feature1 (pts (xy 159.5011 92.365617) (xy 159.5011 88.379196)))
(feature2 (pts (xy 137.5011 92.365617) (xy 137.5011 88.379196)))
(crossbar (pts (xy 137.5011 88.965617) (xy 159.5011 88.965617)))
(arrow1a (pts (xy 159.5011 88.965617) (xy 158.374596 89.552038)))
(arrow1b (pts (xy 159.5011 88.965617) (xy 158.374596 88.379196)))
(arrow2a (pts (xy 137.5011 88.965617) (xy 138.627604 89.552038)))
(arrow2b (pts (xy 137.5011 88.965617) (xy 138.627604 88.379196)))
)
)
57ca3b522This file is pinned to the selected release. Download the original to open it in your design tool.