Loading files
This file is pinned to the selected release. Download the original to open it in your design tool.
bc98eee58This file is pinned to the selected release. Download the original to open it in your design tool.
# Isle CPU
Isle uses a 32-bit RISC-V CPU, [FemtoRV32](FemtoRV32.v), supporting the RV32IM instruction set.
The Isle edition of FemtoRV32 is derived from FemtoRV32 "Intermissum" by Bruno Levy and Matthias Koch under the [BSD-3-Clause license](FemtoRV32-LICENSE). You can find the original FemtoRV32 "Intermissum" in Bruno Levy's [learn-fpga](https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/RTL/PROCESSOR/femtorv32_intermissum.v), and the FemtoRV tutorial in [From Blinker to RISC-V](https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md).