publicUnclaimed/

hdl

Clone

Design files

jess bKludgey delay added to make wishbone writes work. On reads, WB was acking before data latched, added a delay to prevent this. TODO go back and fix (add fifo ack or something).73cb7e6b1

This file is pinned to the selected release. Download the original to open it in your design tool.

Source

For HDL files, FPGA cores, etc. As the body of leaf-related HDL files grows this repo will likely become deprecated in favor of smaller, more specialized repos.

Download release bundle