Loading files
This file is pinned to the selected release. Download the original to open it in your design tool.
974034aa8This file is pinned to the selected release. Download the original to open it in your design tool.
# Copyright (c) 2018, Marcelo Samsoniuk
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
## Redistributions of source code must retain the above copyright notice, this
# list of conditions and the following disclaimer.
#
## Redistributions in binary form must reproduce the above copyright notice,
# this list of conditions and the following disclaimer in the documentation
# and/or other materials provided with the distribution.
#
## Neither the name of the copyright holder nor the names of its
# contributors may be used to endorse or promote products derived from
# this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
ifndef ICARUS
ICARUS = iverilog -Wall
endif
RTLS = darksimv.v \
../rtl/darksocv.v \
../rtl/darkbridge.v \
../rtl/darkuart.v \
../rtl/darkriscv.v \
../rtl/darkpll.v \
../rtl/darkram.v \
../rtl/darkio.v \
../rtl/darkcache.v \
../rtl/darkmac.v \
../rtl/lib/sdram/mt48lc16m16a2_ctrl.v
INCS = ../rtl/config.vh
XSIM = darksocv
VCDS = darksocv.vcd
TRCE = darksocv.txt
ifeq ($(APPLICATION),spidemo)
ICARUS += -DSPI=1
RTLS += ../rtl/darkspi.v \
../rtl/lib/spi/lis3dh_stub.v
RTLS += ../rtl/lib/spi/spi_master.v
SPIBB := 1
ifdef SPIBB
ICARUS += -DSPIBB=1
RTLS += ../rtl/lib/spi/spi_master_bb.v
endif
SPI3WIRE:=1
ifdef SPI3WIRE
ICARUS += -DSPI3WIRE=1
endif
DUT:=darksocv
include cosim.mk
COSIM_SRC := $(RTLS)
ifdef VLATOR
VOPT+=-DSIMULATION=1 -DSPI=1 -GSPI_DIV_COEF=1
ifdef SPIBB
VOPT+=-DSPIBB=1
endif
ifdef COSIM
COSIM_TARGET := $(DUT).cosim
endif
endif
endif
.PRECIOUS: $(VCDS) # Do not delete the trace file if simulation is aborted
.PHONY: $(VCDS) # Always run the simulation
ifdef HARVARD
SRCS = ../src/darksocv.rom.mem ../src/darksocv.ram.mem
else
SRCS = ../src/darksocv.mem
endif
DEPS = $(SRCS) $(RTLS) $(INCS)
all: $(VCDS) $(COSIM_TARGET)
@echo simulation ok.
clean:
-rm -f $(VCDS) $(XSIM) $(TRCE) $(GUI_VCD_FILE) imgui.ini
-rm -rf tmp_gui
$(VCDS): $(XSIM)
echo "VCDS=$(VCDS): XSIM=$(XSIM)"
@echo finish | \
awk '/^`define __TRACE__/{ exit(-1) }' ../rtl/config.vh \
&& ./$(XSIM) \
|| ./$(XSIM) | \
awk '{ if($$0~/trace:/) { \
print > "$(TRCE)"; \
if($$0~/40000005:/) { \
split($$NF,A,":"); \
VAL=("0x"A[2])+0; \
if(VAL>65536) VAL=VAL/256; \
printf("%c",VAL/256); } } \
else print }'
$(XSIM): $(DEPS)
$(ICARUS) -I ../rtl -o $(XSIM) $(RTLS)