Loading files
This file is pinned to the selected release. Download the original to open it in your design tool.
#!/usr/bin/env bash
# Copyright (c) 2014-2018 ETH Zurich, University of Bologna
#
# Copyright and related rights are licensed under the Solderpad Hardware
# License, Version 0.51 (the "License"); you may not use this file except in
# compliance with the License. You may obtain a copy of the License at
# http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
# or agreed to in writing, software, hardware and materials distributed under
# this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied. See the License for the
# specific language governing permissions and limitations under the License.
set -e
[ ! -z "$VSIM" ] || VSIM=vsim
bender script vsim -t test > compile.tcl
"$VSIM" -c -do 'source compile.tcl; quit'
call_vsim() {
echo "run -all" | "$VSIM" "$@" | tee vsim.log 2>&1
grep "Errors: 0," vsim.log
}
#call_vsim cdc_fifo_tb # currently broken
for tb in cdc_2phase_tb fifo_tb graycode_tb id_queue_tb popcount_tb stream_register_tb; do
call_vsim $tb
done
5a7cab001This file is pinned to the selected release. Download the original to open it in your design tool.