Loading files
This file is pinned to the selected release. Download the original to open it in your design tool.
EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L power:VEE #PWR010
U 1 1 5D9809F3
P 4200 4375
F 0 "#PWR010" H 4200 4225 50 0001 C CNN
F 1 "VEE" H 4218 4548 50 0000 C CNN
F 2 "" H 4200 4375 50 0001 C CNN
F 3 "" H 4200 4375 50 0001 C CNN
1 4200 4375
-1 0 0 1
$EndComp
$Comp
L power:VEE #PWR09
U 1 1 5D9813BC
P 3900 4375
F 0 "#PWR09" H 3900 4225 50 0001 C CNN
F 1 "VEE" H 3918 4548 50 0000 C CNN
F 2 "" H 3900 4375 50 0001 C CNN
F 3 "" H 3900 4375 50 0001 C CNN
1 3900 4375
-1 0 0 1
$EndComp
$Comp
L Device:R R5
U 1 1 5E4AA323
P 3525 3875
F 0 "R5" H 3600 3825 50 0000 L CNN
F 1 "1k" V 3525 3825 50 0000 L CNN
F 2 "" V 3455 3875 50 0001 C CNN
F 3 "~" H 3525 3875 50 0001 C CNN
1 3525 3875
1 0 0 1
$EndComp
Wire Wire Line
3425 3625 3525 3625
Wire Wire Line
3525 3625 3525 3725
$Comp
L power:GND #PWR08
U 1 1 5E4DE552
P 3525 4025
F 0 "#PWR08" H 3525 3775 50 0001 C CNN
F 1 "GND" H 3530 3852 50 0001 C CNN
F 2 "" H 3525 4025 50 0001 C CNN
F 3 "" H 3525 4025 50 0001 C CNN
1 3525 4025
1 0 0 -1
$EndComp
Text GLabel 3525 3625 1 50 Input ~ 0
signal_preatt
Text GLabel 4200 3850 0 50 Input ~ 0
diff1
Text GLabel 3900 3975 2 50 Input ~ 0
diff2
$Comp
L power:GND #PWR012
U 1 1 5E4E179B
P 4500 3625
F 0 "#PWR012" H 4500 3375 50 0001 C CNN
F 1 "GND" H 4625 3625 50 0001 C CNN
F 2 "" H 4500 3625 50 0001 C CNN
F 3 "" H 4500 3625 50 0001 C CNN
1 4500 3625
1 0 0 -1
$EndComp
$Comp
L pspice:OPAMP U3
U 1 1 5CF0F48E
P 5150 3950
F 0 "U3" H 5275 3850 50 0000 L CNN
F 1 "LM324" H 5150 3750 50 0000 L CNN
F 2 "" H 5150 3950 50 0001 C CNN
F 3 "~" H 5150 3950 50 0001 C CNN
F 4 "X" H 5150 3950 50 0001 C CNN "Spice_Primitive"
F 5 "LM324" H 5150 3950 50 0001 C CNN "Spice_Model"
F 6 "Y" H 5150 3950 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/LM324.ti.lib" H 5150 3950 50 0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 5150 3950 50 0001 C CNN "Spice_Node_Sequence"
1 5150 3950
1 0 0 -1
$EndComp
$Comp
L power:VCC #PWR014
U 1 1 5CF1034A
P 5050 3650
F 0 "#PWR014" H 5050 3500 50 0001 C CNN
F 1 "VCC" H 4950 3700 50 0000 C CNN
F 2 "" H 5050 3650 50 0001 C CNN
F 3 "" H 5050 3650 50 0001 C CNN
1 5050 3650
-1 0 0 -1
$EndComp
$Comp
L power:VEE #PWR015
U 1 1 5CF108F1
P 5050 4250
F 0 "#PWR015" H 5050 4100 50 0001 C CNN
F 1 "VEE" H 5150 4300 50 0000 C CNN
F 2 "" H 5050 4250 50 0001 C CNN
F 3 "" H 5050 4250 50 0001 C CNN
1 5050 4250
1 0 0 1
$EndComp
Text Notes 5300 3775 0 50 ~ 0
differential to\nsingle-ended
Wire Wire Line
4775 3850 4700 3850
Connection ~ 4775 3850
Wire Wire Line
4775 3750 4775 3850
Wire Wire Line
5450 4450 5450 3950
Wire Wire Line
5275 4450 5450 4450
Wire Wire Line
4775 4050 4850 4050
Connection ~ 4775 4050
Wire Wire Line
4775 4450 4975 4450
Wire Wire Line
4775 4050 4775 4450
Wire Wire Line
4700 4050 4775 4050
Wire Wire Line
4850 3850 4775 3850
$Comp
L power:VCC #PWR06
U 1 1 603B8389
P 3500 2275
F 0 "#PWR06" H 3500 2125 50 0001 C CNN
F 1 "VCC" H 3600 2325 50 0000 C CNN
F 2 "" H 3500 2275 50 0001 C CNN
F 3 "" H 3500 2275 50 0001 C CNN
1 3500 2275
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR07
U 1 1 603B786E
P 3500 2875
F 0 "#PWR07" H 3500 2625 50 0001 C CNN
F 1 "GND" H 3350 2800 50 0001 C CNN
F 2 "" H 3500 2875 50 0001 C CNN
F 3 "" H 3500 2875 50 0001 C CNN
1 3500 2875
1 0 0 -1
$EndComp
$Comp
L Device:R R3
U 1 1 603B65D2
P 3500 2425
F 0 "R3" H 3575 2450 50 0000 L CNN
F 1 "2.2k" V 3500 2350 50 0000 L CNN
F 2 "" V 3430 2425 50 0001 C CNN
F 3 "~" H 3500 2425 50 0001 C CNN
1 3500 2425
-1 0 0 -1
$EndComp
Wire Wire Line
3150 3075 3800 3075
Connection ~ 3150 3075
Wire Wire Line
3150 2975 3150 3075
Wire Wire Line
3150 2550 3150 2675
Connection ~ 3150 2550
Wire Wire Line
3150 2075 3150 2550
$Comp
L power:VEE #PWR05
U 1 1 603585FF
P 2750 2850
F 0 "#PWR05" H 2750 2700 50 0001 C CNN
F 1 "VEE" H 2850 2900 50 0000 C CNN
F 2 "" H 2750 2850 50 0001 C CNN
F 3 "" H 2750 2850 50 0001 C CNN
1 2750 2850
1 0 0 1
$EndComp
$Comp
L power:VCC #PWR04
U 1 1 603585F5
P 2750 2250
F 0 "#PWR04" H 2750 2100 50 0001 C CNN
F 1 "VCC" H 2650 2300 50 0000 C CNN
F 2 "" H 2750 2250 50 0001 C CNN
F 3 "" H 2750 2250 50 0001 C CNN
1 2750 2250
-1 0 0 -1
$EndComp
$Comp
L power:VEE #PWR02
U 1 1 60396BF2
P 2100 2650
F 0 "#PWR02" H 2100 2500 50 0001 C CNN
F 1 "VEE" H 1975 2700 50 0000 C CNN
F 2 "" H 2100 2650 50 0001 C CNN
F 3 "" H 2100 2650 50 0001 C CNN
1 2100 2650
1 0 0 1
$EndComp
$Comp
L power:GND #PWR03
U 1 1 60390EE7
P 2550 2450
F 0 "#PWR03" H 2550 2200 50 0001 C CNN
F 1 "GND" H 2450 2500 50 0001 C CNN
F 2 "" H 2550 2450 50 0001 C CNN
F 3 "" H 2550 2450 50 0001 C CNN
1 2550 2450
1 0 0 -1
$EndComp
Text GLabel 2475 3025 2 50 Input ~ 0
opampminus
Text GLabel 3150 2125 2 50 Input ~ 0
opampout
Wire Wire Line
2475 3075 3150 3075
Wire Wire Line
3150 2075 3925 2075
Wire Wire Line
2475 2650 2550 2650
Connection ~ 2475 2650
Wire Wire Line
2475 2650 2475 3075
Wire Wire Line
2400 2650 2475 2650
Text GLabel 4050 2375 1 50 Input ~ 0
approx_3.1V
Wire Wire Line
3925 2375 4050 2375
Connection ~ 3925 2375
Wire Wire Line
3800 2375 3925 2375
$Comp
L power:GND #PWR021
U 1 1 5E4DFBDC
P 6375 3275
F 0 "#PWR021" H 6375 3025 50 0001 C CNN
F 1 "GND" H 6380 3102 50 0001 C CNN
F 2 "" H 6375 3275 50 0001 C CNN
F 3 "" H 6375 3275 50 0001 C CNN
1 6375 3275
-1 0 0 -1
$EndComp
Text GLabel 6375 2675 2 50 Input ~ 0
cv_pregain
$Comp
L Device:R R7
U 1 1 6031E760
P 3925 2225
F 0 "R7" H 3995 2271 50 0000 L CNN
F 1 "100" V 3925 2150 50 0000 L CNN
F 2 "" V 3855 2225 50 0001 C CNN
F 3 "~" H 3925 2225 50 0001 C CNN
1 3925 2225
-1 0 0 -1
$EndComp
$Comp
L Device:R R14
U 1 1 5D992BCF
P 5125 4450
F 0 "R14" V 5225 4375 50 0000 L CNN
F 1 "2.2k" V 5125 4375 50 0000 L CNN
F 2 "" V 5055 4450 50 0001 C CNN
F 3 "~" H 5125 4450 50 0001 C CNN
1 5125 4450
0 1 1 0
$EndComp
$Comp
L Device:R R13
U 1 1 5D9941E7
P 4775 3600
F 0 "R13" H 4600 3550 50 0000 L CNN
F 1 "2.2k" V 4775 3525 50 0000 L CNN
F 2 "" V 4705 3600 50 0001 C CNN
F 3 "~" H 4775 3600 50 0001 C CNN
1 4775 3600
-1 0 0 1
$EndComp
$Comp
L Device:R R12
U 1 1 5D9923C5
P 4550 4050
F 0 "R12" V 4650 4025 50 0000 L CNN
F 1 "10k" V 4550 3975 50 0000 L CNN
F 2 "" V 4480 4050 50 0001 C CNN
F 3 "~" H 4550 4050 50 0001 C CNN
1 4550 4050
0 1 1 0
$EndComp
$Comp
L Device:R R11
U 1 1 5D98E38E
P 4550 3850
F 0 "R11" V 4450 3825 50 0000 L CNN
F 1 "10k" V 4550 3775 50 0000 L CNN
F 2 "" V 4480 3850 50 0001 C CNN
F 3 "~" H 4550 3850 50 0001 C CNN
1 4550 3850
0 1 1 0
$EndComp
$Comp
L Device:R R8
U 1 1 5E49C74E
P 4050 3025
F 0 "R8" H 3900 3100 50 0000 L CNN
F 1 "100" V 4050 2950 50 0000 L CNN
F 2 "" V 3980 3025 50 0001 C CNN
F 3 "~" H 4050 3025 50 0001 C CNN
1 4050 3025
-1 0 0 -1
$EndComp
Text Notes 10225 675 0 50 ~ 0
.temp 30\n.tran 1u 10m
$Comp
L Device:R R6
U 1 1 5D97C329
P 3900 4225
F 0 "R6" H 3970 4271 50 0000 L CNN
F 1 "10k" V 3900 4150 50 0000 L CNN
F 2 "" V 3830 4225 50 0001 C CNN
F 3 "~" H 3900 4225 50 0001 C CNN
1 3900 4225
1 0 0 1
$EndComp
$Comp
L Device:R R10
U 1 1 5D97C9D7
P 4200 4225
F 0 "R10" H 4270 4271 50 0000 L CNN
F 1 "10k" V 4200 4150 50 0000 L CNN
F 2 "" V 4130 4225 50 0001 C CNN
F 3 "~" H 4200 4225 50 0001 C CNN
1 4200 4225
1 0 0 1
$EndComp
Wire Wire Line
3900 3425 4050 3425
Connection ~ 4050 3425
Wire Wire Line
4050 3425 4200 3425
$Comp
L power:GND #PWR011
U 1 1 6044FF5D
P 4350 3275
F 0 "#PWR011" H 4350 3025 50 0001 C CNN
F 1 "GND" H 4500 3200 50 0001 C CNN
F 2 "" H 4350 3275 50 0001 C CNN
F 3 "" H 4350 3275 50 0001 C CNN
1 4350 3275
1 0 0 -1
$EndComp
$Comp
L Device:R R1
U 1 1 60363D99
P 2250 2650
F 0 "R1" V 2350 2575 50 0000 L CNN
F 1 "100k" V 2250 2575 50 0000 L CNN
F 2 "" V 2180 2650 50 0001 C CNN
F 3 "~" H 2250 2650 50 0001 C CNN
1 2250 2650
0 1 -1 0
$EndComp
$Comp
L pspice:VSOURCE V2
U 1 1 5E4D9344
P 6375 2975
F 0 "V2" H 5975 3075 50 0000 L CNN
F 1 "PULSE(5 0 0 10m 10m 0.01m 20m)" H 4675 2650 50 0000 L CNN
F 2 "" H 6375 2975 50 0001 C CNN
F 3 "~" H 6375 2975 50 0001 C CNN
1 6375 2975
-1 0 0 -1
$EndComp
$Comp
L Device:R R9
U 1 1 6043EEE6
P 4200 3275
F 0 "R9" V 4100 3150 50 0000 L CNN
F 1 "100Meg" V 4200 3200 50 0000 L CNN
F 2 "" V 4130 3275 50 0001 C CNN
F 3 "~" H 4200 3275 50 0001 C CNN
1 4200 3275
0 -1 1 0
$EndComp
$Comp
L Device:R R4
U 1 1 603B6C93
P 3500 2725
F 0 "R4" H 3575 2725 50 0000 L CNN
F 1 "2.2k" V 3500 2650 50 0000 L CNN
F 2 "" V 3430 2725 50 0001 C CNN
F 3 "~" H 3500 2725 50 0001 C CNN
1 3500 2725
-1 0 0 -1
$EndComp
Text Notes 4375 3300 0 50 ~ 0
pinch off.\napprox 0.6mA
Text GLabel 3950 3425 1 50 Input ~ 0
approx_0.6V
Wire Wire Line
4050 2775 4050 2875
Connection ~ 3500 2575
Wire Wire Line
3800 2775 3800 3075
$Comp
L Device:Q_PNP_CBE Q3
U 1 1 6046EF6E
P 4150 2575
F 0 "Q3" H 4025 2400 50 0000 L CNN
F 1 "PNP" H 4000 2750 50 0000 L CNN
F 2 "" H 4350 2675 50 0001 C CNN
F 3 "~" H 4150 2575 50 0001 C CNN
F 4 "Q" H 4150 2575 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 4150 2575 50 0001 C CNN "Spice_Model"
F 6 "Y" H 4150 2575 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 4150 2575 50 0001 C CNN "Spice_Lib_File"
1 4150 2575
-1 0 0 1
$EndComp
$Comp
L Device:Q_PNP_CBE Q1
U 1 1 6047C1A3
P 3700 2575
F 0 "Q1" H 3625 2400 50 0000 L CNN
F 1 "PNP" H 3600 2750 50 0000 L CNN
F 2 "" H 3900 2675 50 0001 C CNN
F 3 "~" H 3700 2575 50 0001 C CNN
F 4 "Q" H 3700 2575 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 3700 2575 50 0001 C CNN "Spice_Model"
F 6 "Y" H 3700 2575 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 3700 2575 50 0001 C CNN "Spice_Lib_File"
1 3700 2575
1 0 0 1
$EndComp
$Comp
L Device:Q_PNP_CBE Q2
U 1 1 604ACF48
P 3800 3625
F 0 "Q2" H 3725 3450 50 0000 L CNN
F 1 "PNP" H 3700 3800 50 0000 L CNN
F 2 "" H 4000 3725 50 0001 C CNN
F 3 "~" H 3800 3625 50 0001 C CNN
F 4 "Q" H 3800 3625 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 3800 3625 50 0001 C CNN "Spice_Model"
F 6 "Y" H 3800 3625 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 3800 3625 50 0001 C CNN "Spice_Lib_File"
1 3800 3625
1 0 0 1
$EndComp
$Comp
L Device:Q_PNP_CBE Q4
U 1 1 604AD909
P 4300 3625
F 0 "Q4" H 4175 3450 50 0000 L CNN
F 1 "PNP" H 4150 3800 50 0000 L CNN
F 2 "" H 4500 3725 50 0001 C CNN
F 3 "~" H 4300 3625 50 0001 C CNN
F 4 "Q" H 4300 3625 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 4300 3625 50 0001 C CNN "Spice_Model"
F 6 "Y" H 4300 3625 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 4300 3625 50 0001 C CNN "Spice_Lib_File"
1 4300 3625
-1 0 0 1
$EndComp
Wire Wire Line
3600 3625 3525 3625
Connection ~ 3525 3625
$Comp
L pspice:VSOURCE V1
U 1 1 5E4DBEAC
P 1375 3925
F 0 "V1" H 975 4025 50 0000 L CNN
F 1 "PULSE(-1 1 0 0.1m 0.1m 0.001m 0.2m)" H -400 3375 50 0000 L CNN
F 2 "" H 1375 3925 50 0001 C CNN
F 3 "~" H 1375 3925 50 0001 C CNN
1 1375 3925
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR01
U 1 1 5E4DF6C2
P 1375 4225
F 0 "#PWR01" H 1375 3975 50 0001 C CNN
F 1 "GND" H 1380 4052 50 0001 C CNN
F 2 "" H 1375 4225 50 0001 C CNN
F 3 "" H 1375 4225 50 0001 C CNN
1 1375 4225
1 0 0 -1
$EndComp
Text GLabel 1375 3625 0 50 Input ~ 0
signal_in
$Comp
L power:GND #PWR013
U 1 1 5E4E0951
P 4875 3375
F 0 "#PWR013" H 4875 3125 50 0001 C CNN
F 1 "GND" H 5025 3325 50 0001 C CNN
F 2 "" H 4875 3375 50 0001 C CNN
F 3 "" H 4875 3375 50 0001 C CNN
1 4875 3375
1 0 0 -1
$EndComp
Wire Wire Line
4050 3175 4050 3275
Connection ~ 4050 3275
Wire Wire Line
4050 3275 4050 3425
Wire Wire Line
6175 3950 5450 3950
Connection ~ 5450 3950
Text Notes 4375 2675 0 50 ~ 0
2.4-2.5V
$Comp
L power:VCC #PWR016
U 1 1 604D5886
P 5200 2275
F 0 "#PWR016" H 5200 2125 50 0001 C CNN
F 1 "VCC" H 5100 2325 50 0000 C CNN
F 2 "" H 5200 2275 50 0001 C CNN
F 3 "" H 5200 2275 50 0001 C CNN
1 5200 2275
1 0 0 -1
$EndComp
$Comp
L pspice:OPAMP U2
U 1 1 604D5895
P 5100 2575
F 0 "U2" H 5225 2475 50 0000 L CNN
F 1 "LM324" H 5100 2375 50 0000 L CNN
F 2 "" H 5100 2575 50 0001 C CNN
F 3 "~" H 5100 2575 50 0001 C CNN
F 4 "X" H 5100 2575 50 0001 C CNN "Spice_Primitive"
F 5 "LM324" H 5100 2575 50 0001 C CNN "Spice_Model"
F 6 "Y" H 5100 2575 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/LM324.ti.lib" H 5100 2575 50 0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 5100 2575 50 0001 C CNN "Spice_Node_Sequence"
1 5100 2575
-1 0 0 -1
$EndComp
$Comp
L power:GND #PWR019
U 1 1 604D589F
P 5400 2475
F 0 "#PWR019" H 5400 2225 50 0001 C CNN
F 1 "GND" H 5300 2525 50 0001 C CNN
F 2 "" H 5400 2475 50 0001 C CNN
F 3 "" H 5400 2475 50 0001 C CNN
1 5400 2475
-1 0 0 -1
$EndComp
$Comp
L Device:R R15
U 1 1 604DA322
P 5150 3050
F 0 "R15" V 5250 2975 50 0000 L CNN
F 1 "2.2k" V 5150 2975 50 0000 L CNN
F 2 "" V 5080 3050 50 0001 C CNN
F 3 "~" H 5150 3050 50 0001 C CNN
1 5150 3050
0 1 1 0
$EndComp
Wire Wire Line
4800 2575 4800 3050
Wire Wire Line
4800 3050 5000 3050
Wire Wire Line
5300 3050 5450 3050
Wire Wire Line
5450 2675 5400 2675
Wire Wire Line
5500 2675 5450 2675
Connection ~ 5450 2675
Wire Wire Line
6375 2675 5800 2675
$Comp
L power:VEE #PWR017
U 1 1 604D5590
P 5200 2875
F 0 "#PWR017" H 5200 2725 50 0001 C CNN
F 1 "VEE" H 5300 2925 50 0000 C CNN
F 2 "" H 5200 2875 50 0001 C CNN
F 3 "" H 5200 2875 50 0001 C CNN
1 5200 2875
-1 0 0 1
$EndComp
Text GLabel 4525 2575 1 50 Input ~ 0
cv_pregain2
Wire Wire Line
5450 2675 5450 3050
Connection ~ 5450 3050
$Comp
L Device:R R19
U 1 1 604DCA8D
P 5650 2675
F 0 "R19" V 5550 2650 50 0000 L CNN
F 1 "100k" V 5650 2575 50 0000 L CNN
F 2 "" V 5580 2675 50 0001 C CNN
F 3 "~" H 5650 2675 50 0001 C CNN
1 5650 2675
0 1 1 0
$EndComp
$Comp
L Device:R R18
U 1 1 604E79B3
P 5600 3050
F 0 "R18" V 5500 3025 50 0000 L CNN
F 1 "4.325k" V 5600 2950 50 0000 L CNN
F 2 "" V 5530 3050 50 0001 C CNN
F 3 "~" H 5600 3050 50 0001 C CNN
1 5600 3050
0 1 1 0
$EndComp
Wire Wire Line
1375 3625 3125 3625
Wire Wire Line
4350 2575 4800 2575
Connection ~ 4800 2575
Wire Wire Line
3900 3825 3900 4050
Wire Wire Line
4200 3825 4200 3850
Wire Wire Line
4400 3850 4200 3850
Connection ~ 4200 3850
Wire Wire Line
4200 3850 4200 4075
Wire Wire Line
4400 4050 3900 4050
Connection ~ 3900 4050
Wire Wire Line
3900 4050 3900 4075
Wire Wire Line
4875 3375 4775 3375
Wire Wire Line
4775 3375 4775 3450
$Comp
L pspice:OPAMP U1
U 1 1 6035806F
P 2850 2550
F 0 "U1" H 2975 2450 50 0000 L CNN
F 1 "LM324" H 2750 2550 50 0000 L CNN
F 2 "" H 2850 2550 50 0001 C CNN
F 3 "~" H 2850 2550 50 0001 C CNN
F 4 "X" H 2850 2550 50 0001 C CNN "Spice_Primitive"
F 5 "LM324" H 2850 2550 50 0001 C CNN "Spice_Model"
F 6 "Y" H 2850 2550 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/LM324.ti.lib" H 2850 2550 50 0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 2850 2550 50 0001 C CNN "Spice_Node_Sequence"
1 2850 2550
1 0 0 -1
$EndComp
$Comp
L Device:C C1
U 1 1 603AC914
P 3150 2825
F 0 "C1" H 3050 2900 50 0000 L CNN
F 1 "10n" H 3000 2750 50 0000 L CNN
F 2 "" H 3188 2675 50 0001 C CNN
F 3 "~" H 3150 2825 50 0001 C CNN
1 3150 2825
1 0 0 -1
$EndComp
$Comp
L Device:R R2
U 1 1 5E4ABD6D
P 3275 3625
F 0 "R2" V 3175 3575 50 0000 L CNN
F 1 "50k" V 3275 3525 50 0000 L CNN
F 2 "" V 3205 3625 50 0001 C CNN
F 3 "~" H 3275 3625 50 0001 C CNN
1 3275 3625
0 -1 1 0
$EndComp
Text Notes 650 -150 0 50 ~ 0
trimming:\nR18: too low values lead to no amplification, because diff1/diff2 approach 0.6V, thus clipping.\nR18: too high values lead to quiet sounds\nR9: set to infinity initially. Then slowly increase until at cv=0, the amplifier completely shuts off.\nR19 / R15: control the VCA slope.
Text Notes 650 225 0 50 ~ 0
signal_in should have 1V amplitude\nat cv_pregain = 5V, signal_out is approx. 1V\nat cv_pregain = 0V, signal_out is zero
$Comp
L power:VEE #PWR034
U 1 1 605116F3
P 4200 7525
F 0 "#PWR034" H 4200 7375 50 0001 C CNN
F 1 "VEE" H 4218 7698 50 0000 C CNN
F 2 "" H 4200 7525 50 0001 C CNN
F 3 "" H 4200 7525 50 0001 C CNN
1 4200 7525
-1 0 0 1
$EndComp
$Comp
L power:VEE #PWR033
U 1 1 60511AA9
P 3900 7525
F 0 "#PWR033" H 3900 7375 50 0001 C CNN
F 1 "VEE" H 3918 7698 50 0000 C CNN
F 2 "" H 3900 7525 50 0001 C CNN
F 3 "" H 3900 7525 50 0001 C CNN
1 3900 7525
-1 0 0 1
$EndComp
Text GLabel 4200 7000 0 50 Input ~ 0
diff1b
Text GLabel 3900 7125 2 50 Input ~ 0
diff2b
$Comp
L power:GND #PWR036
U 1 1 60511ACC
P 4500 6775
F 0 "#PWR036" H 4500 6525 50 0001 C CNN
F 1 "GND" H 4625 6775 50 0001 C CNN
F 2 "" H 4500 6775 50 0001 C CNN
F 3 "" H 4500 6775 50 0001 C CNN
1 4500 6775
1 0 0 -1
$EndComp
$Comp
L pspice:OPAMP U6
U 1 1 60511ADB
P 5150 7100
F 0 "U6" H 5275 7000 50 0000 L CNN
F 1 "LM324" H 5150 6900 50 0000 L CNN
F 2 "" H 5150 7100 50 0001 C CNN
F 3 "~" H 5150 7100 50 0001 C CNN
F 4 "X" H 5150 7100 50 0001 C CNN "Spice_Primitive"
F 5 "LM324" H 5150 7100 50 0001 C CNN "Spice_Model"
F 6 "Y" H 5150 7100 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/LM324.ti.lib" H 5150 7100 50 0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 5150 7100 50 0001 C CNN "Spice_Node_Sequence"
1 5150 7100
1 0 0 -1
$EndComp
$Comp
L power:VCC #PWR038
U 1 1 60511AE5
P 5050 6800
F 0 "#PWR038" H 5050 6650 50 0001 C CNN
F 1 "VCC" H 4950 6850 50 0000 C CNN
F 2 "" H 5050 6800 50 0001 C CNN
F 3 "" H 5050 6800 50 0001 C CNN
1 5050 6800
-1 0 0 -1
$EndComp
$Comp
L power:VEE #PWR039
U 1 1 60511AEF
P 5050 7400
F 0 "#PWR039" H 5050 7250 50 0001 C CNN
F 1 "VEE" H 5150 7450 50 0000 C CNN
F 2 "" H 5050 7400 50 0001 C CNN
F 3 "" H 5050 7400 50 0001 C CNN
1 5050 7400
1 0 0 1
$EndComp
Text Notes 5300 6925 0 50 ~ 0
differential to\nsingle-ended
Wire Wire Line
4775 7000 4700 7000
Connection ~ 4775 7000
Wire Wire Line
4775 6900 4775 7000
Wire Wire Line
5450 7600 5450 7100
Wire Wire Line
5275 7600 5450 7600
Wire Wire Line
4775 7200 4850 7200
Connection ~ 4775 7200
Wire Wire Line
4775 7600 4975 7600
Wire Wire Line
4775 7200 4775 7600
Wire Wire Line
4700 7200 4775 7200
Wire Wire Line
4850 7000 4775 7000
$Comp
L power:VCC #PWR030
U 1 1 60511B05
P 3500 5425
F 0 "#PWR030" H 3500 5275 50 0001 C CNN
F 1 "VCC" H 3600 5475 50 0000 C CNN
F 2 "" H 3500 5425 50 0001 C CNN
F 3 "" H 3500 5425 50 0001 C CNN
1 3500 5425
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR031
U 1 1 60511B0F
P 3500 6025
F 0 "#PWR031" H 3500 5775 50 0001 C CNN
F 1 "GND" H 3350 5950 50 0001 C CNN
F 2 "" H 3500 6025 50 0001 C CNN
F 3 "" H 3500 6025 50 0001 C CNN
1 3500 6025
1 0 0 -1
$EndComp
$Comp
L Device:R R23
U 1 1 60511B19
P 3500 5575
F 0 "R23" H 3575 5600 50 0000 L CNN
F 1 "2.2k" V 3500 5500 50 0000 L CNN
F 2 "" V 3430 5575 50 0001 C CNN
F 3 "~" H 3500 5575 50 0001 C CNN
1 3500 5575
-1 0 0 -1
$EndComp
Wire Wire Line
3150 6225 3800 6225
Connection ~ 3150 6225
Wire Wire Line
3150 6125 3150 6225
Wire Wire Line
3150 5700 3150 5825
Connection ~ 3150 5700
Wire Wire Line
3150 5225 3150 5700
$Comp
L power:VEE #PWR029
U 1 1 60511B29
P 2750 6000
F 0 "#PWR029" H 2750 5850 50 0001 C CNN
F 1 "VEE" H 2850 6050 50 0000 C CNN
F 2 "" H 2750 6000 50 0001 C CNN
F 3 "" H 2750 6000 50 0001 C CNN
1 2750 6000
1 0 0 1
$EndComp
$Comp
L power:VCC #PWR028
U 1 1 60511B33
P 2750 5400
F 0 "#PWR028" H 2750 5250 50 0001 C CNN
F 1 "VCC" H 2650 5450 50 0000 C CNN
F 2 "" H 2750 5400 50 0001 C CNN
F 3 "" H 2750 5400 50 0001 C CNN
1 2750 5400
-1 0 0 -1
$EndComp
$Comp
L power:VEE #PWR026
U 1 1 60511B3D
P 2100 5800
F 0 "#PWR026" H 2100 5650 50 0001 C CNN
F 1 "VEE" H 1975 5850 50 0000 C CNN
F 2 "" H 2100 5800 50 0001 C CNN
F 3 "" H 2100 5800 50 0001 C CNN
1 2100 5800
1 0 0 1
$EndComp
$Comp
L power:GND #PWR027
U 1 1 60511B47
P 2550 5600
F 0 "#PWR027" H 2550 5350 50 0001 C CNN
F 1 "GND" H 2450 5650 50 0001 C CNN
F 2 "" H 2550 5600 50 0001 C CNN
F 3 "" H 2550 5600 50 0001 C CNN
1 2550 5600
1 0 0 -1
$EndComp
Text GLabel 2475 6175 2 50 Input ~ 0
opampminus_b
Text GLabel 3150 5275 2 50 Input ~ 0
opampout_b
Wire Wire Line
2475 6225 3150 6225
Wire Wire Line
3150 5225 3925 5225
Wire Wire Line
2475 5800 2550 5800
Connection ~ 2475 5800
Wire Wire Line
2475 5800 2475 6225
Wire Wire Line
2400 5800 2475 5800
Text GLabel 4050 5525 1 50 Input ~ 0
approx_3.1V_b
Wire Wire Line
3925 5525 4050 5525
Connection ~ 3925 5525
Wire Wire Line
3800 5525 3925 5525
$Comp
L power:GND #PWR045
U 1 1 60511B5D
P 6375 6425
F 0 "#PWR045" H 6375 6175 50 0001 C CNN
F 1 "GND" H 6380 6252 50 0001 C CNN
F 2 "" H 6375 6425 50 0001 C CNN
F 3 "" H 6375 6425 50 0001 C CNN
1 6375 6425
-1 0 0 -1
$EndComp
Text GLabel 6375 5825 2 50 Input ~ 0
cv_postgain
$Comp
L Device:R R27
U 1 1 60511B68
P 3925 5375
F 0 "R27" H 3995 5421 50 0000 L CNN
F 1 "100" V 3925 5300 50 0000 L CNN
F 2 "" V 3855 5375 50 0001 C CNN
F 3 "~" H 3925 5375 50 0001 C CNN
1 3925 5375
-1 0 0 -1
$EndComp
$Comp
L Device:R R34
U 1 1 60511B72
P 5125 7600
F 0 "R34" V 5225 7525 50 0000 L CNN
F 1 "10k" V 5125 7550 50 0000 L CNN
F 2 "" V 5055 7600 50 0001 C CNN
F 3 "~" H 5125 7600 50 0001 C CNN
1 5125 7600
0 1 1 0
$EndComp
$Comp
L Device:R R33
U 1 1 60511B7C
P 4775 6750
F 0 "R33" H 4600 6700 50 0000 L CNN
F 1 "10k" V 4775 6700 50 0000 L CNN
F 2 "" V 4705 6750 50 0001 C CNN
F 3 "~" H 4775 6750 50 0001 C CNN
1 4775 6750
-1 0 0 1
$EndComp
$Comp
L Device:R R32
U 1 1 60511B86
P 4550 7200
F 0 "R32" V 4650 7175 50 0000 L CNN
F 1 "10k" V 4550 7125 50 0000 L CNN
F 2 "" V 4480 7200 50 0001 C CNN
F 3 "~" H 4550 7200 50 0001 C CNN
1 4550 7200
0 1 1 0
$EndComp
$Comp
L Device:R R31
U 1 1 60511B90
P 4550 7000
F 0 "R31" V 4450 6975 50 0000 L CNN
F 1 "10k" V 4550 6925 50 0000 L CNN
F 2 "" V 4480 7000 50 0001 C CNN
F 3 "~" H 4550 7000 50 0001 C CNN
1 4550 7000
0 1 1 0
$EndComp
$Comp
L Device:R R28
U 1 1 60511B9A
P 4050 6175
F 0 "R28" H 3900 6250 50 0000 L CNN
F 1 "100" V 4050 6100 50 0000 L CNN
F 2 "" V 3980 6175 50 0001 C CNN
F 3 "~" H 4050 6175 50 0001 C CNN
1 4050 6175
-1 0 0 -1
$EndComp
$Comp
L Device:R R26
U 1 1 60511BA4
P 3900 7375
F 0 "R26" H 3970 7421 50 0000 L CNN
F 1 "10k" V 3900 7300 50 0000 L CNN
F 2 "" V 3830 7375 50 0001 C CNN
F 3 "~" H 3900 7375 50 0001 C CNN
1 3900 7375
1 0 0 1
$EndComp
$Comp
L Device:R R30
U 1 1 60511BAE
P 4200 7375
F 0 "R30" H 4270 7421 50 0000 L CNN
F 1 "10k" V 4200 7300 50 0000 L CNN
F 2 "" V 4130 7375 50 0001 C CNN
F 3 "~" H 4200 7375 50 0001 C CNN
1 4200 7375
1 0 0 1
$EndComp
Wire Wire Line
3900 6575 4050 6575
Connection ~ 4050 6575
Wire Wire Line
4050 6575 4200 6575
$Comp
L power:GND #PWR035
U 1 1 60511BBB
P 4350 6425
F 0 "#PWR035" H 4350 6175 50 0001 C CNN
F 1 "GND" H 4500 6350 50 0001 C CNN
F 2 "" H 4350 6425 50 0001 C CNN
F 3 "" H 4350 6425 50 0001 C CNN
1 4350 6425
1 0 0 -1
$EndComp
$Comp
L Device:R R21
U 1 1 60511BC5
P 2250 5800
F 0 "R21" V 2350 5725 50 0000 L CNN
F 1 "100k" V 2250 5725 50 0000 L CNN
F 2 "" V 2180 5800 50 0001 C CNN
F 3 "~" H 2250 5800 50 0001 C CNN
1 2250 5800
0 1 -1 0
$EndComp
$Comp
L pspice:VSOURCE V6
U 1 1 60511BCF
P 6375 6125
F 0 "V6" H 5975 6225 50 0000 L CNN
F 1 "PULSE(5 5 0 10m 10m 0.01m 20m)" H 4675 5800 50 0000 L CNN
F 2 "" H 6375 6125 50 0001 C CNN
F 3 "~" H 6375 6125 50 0001 C CNN
1 6375 6125
-1 0 0 -1
$EndComp
$Comp
L Device:R R29
U 1 1 60511BD9
P 4200 6425
F 0 "R29" V 4100 6300 50 0000 L CNN
F 1 "100Meg" V 4200 6350 50 0000 L CNN
F 2 "" V 4130 6425 50 0001 C CNN
F 3 "~" H 4200 6425 50 0001 C CNN
1 4200 6425
0 -1 1 0
$EndComp
$Comp
L Device:R R24
U 1 1 60511BE3
P 3500 5875
F 0 "R24" H 3575 5875 50 0000 L CNN
F 1 "2.2k" V 3500 5800 50 0000 L CNN
F 2 "" V 3430 5875 50 0001 C CNN
F 3 "~" H 3500 5875 50 0001 C CNN
1 3500 5875
-1 0 0 -1
$EndComp
Text Notes 4375 6450 0 50 ~ 0
pinch off.\napprox 0.6mA
Text GLabel 3950 6575 1 50 Input ~ 0
approx_0.6V_b
Wire Wire Line
4050 5925 4050 6025
Connection ~ 3500 5725
Wire Wire Line
3800 5925 3800 6225
$Comp
L Device:Q_PNP_CBE Q7
U 1 1 60511BF6
P 4150 5725
F 0 "Q7" H 4025 5550 50 0000 L CNN
F 1 "PNP" H 4000 5900 50 0000 L CNN
F 2 "" H 4350 5825 50 0001 C CNN
F 3 "~" H 4150 5725 50 0001 C CNN
F 4 "Q" H 4150 5725 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 4150 5725 50 0001 C CNN "Spice_Model"
F 6 "Y" H 4150 5725 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 4150 5725 50 0001 C CNN "Spice_Lib_File"
1 4150 5725
-1 0 0 1
$EndComp
$Comp
L Device:Q_PNP_CBE Q5
U 1 1 60511C04
P 3700 5725
F 0 "Q5" H 3625 5550 50 0000 L CNN
F 1 "PNP" H 3600 5900 50 0000 L CNN
F 2 "" H 3900 5825 50 0001 C CNN
F 3 "~" H 3700 5725 50 0001 C CNN
F 4 "Q" H 3700 5725 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 3700 5725 50 0001 C CNN "Spice_Model"
F 6 "Y" H 3700 5725 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 3700 5725 50 0001 C CNN "Spice_Lib_File"
1 3700 5725
1 0 0 1
$EndComp
$Comp
L Device:Q_PNP_CBE Q6
U 1 1 60511C12
P 3800 6775
F 0 "Q6" H 3725 6600 50 0000 L CNN
F 1 "PNP" H 3700 6950 50 0000 L CNN
F 2 "" H 4000 6875 50 0001 C CNN
F 3 "~" H 3800 6775 50 0001 C CNN
F 4 "Q" H 3800 6775 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 3800 6775 50 0001 C CNN "Spice_Model"
F 6 "Y" H 3800 6775 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 3800 6775 50 0001 C CNN "Spice_Lib_File"
1 3800 6775
1 0 0 1
$EndComp
$Comp
L Device:Q_PNP_CBE Q8
U 1 1 60511C20
P 4300 6775
F 0 "Q8" H 4175 6600 50 0000 L CNN
F 1 "PNP" H 4150 6950 50 0000 L CNN
F 2 "" H 4500 6875 50 0001 C CNN
F 3 "~" H 4300 6775 50 0001 C CNN
F 4 "Q" H 4300 6775 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 4300 6775 50 0001 C CNN "Spice_Model"
F 6 "Y" H 4300 6775 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 4300 6775 50 0001 C CNN "Spice_Lib_File"
1 4300 6775
-1 0 0 1
$EndComp
$Comp
L power:GND #PWR037
U 1 1 60511C41
P 4875 6525
F 0 "#PWR037" H 4875 6275 50 0001 C CNN
F 1 "GND" H 5025 6475 50 0001 C CNN
F 2 "" H 4875 6525 50 0001 C CNN
F 3 "" H 4875 6525 50 0001 C CNN
1 4875 6525
1 0 0 -1
$EndComp
Wire Wire Line
4050 6325 4050 6425
Connection ~ 4050 6425
Wire Wire Line
4050 6425 4050 6575
Text GLabel 6175 7100 2 50 Input ~ 0
signal_out
Wire Wire Line
6175 7100 5450 7100
Connection ~ 5450 7100
Text Notes 4375 5825 0 50 ~ 0
2.4-2.5V
$Comp
L power:VCC #PWR040
U 1 1 60511C52
P 5200 5425
F 0 "#PWR040" H 5200 5275 50 0001 C CNN
F 1 "VCC" H 5100 5475 50 0000 C CNN
F 2 "" H 5200 5425 50 0001 C CNN
F 3 "" H 5200 5425 50 0001 C CNN
1 5200 5425
1 0 0 -1
$EndComp
$Comp
L power:GND #PWR043
U 1 1 60511C6B
P 5500 5525
F 0 "#PWR043" H 5500 5275 50 0001 C CNN
F 1 "GND" H 5400 5575 50 0001 C CNN
F 2 "" H 5500 5525 50 0001 C CNN
F 3 "" H 5500 5525 50 0001 C CNN
1 5500 5525
-1 0 0 -1
$EndComp
$Comp
L Device:R R35
U 1 1 60511C75
P 5150 6200
F 0 "R35" V 5250 6125 50 0000 L CNN
F 1 "2.2k" V 5150 6125 50 0000 L CNN
F 2 "" V 5080 6200 50 0001 C CNN
F 3 "~" H 5150 6200 50 0001 C CNN
1 5150 6200
0 1 1 0
$EndComp
Wire Wire Line
4800 5725 4800 6200
Wire Wire Line
4800 6200 5000 6200
Wire Wire Line
5300 6200 5450 6200
Wire Wire Line
6375 5825 5800 5825
$Comp
L power:VEE #PWR041
U 1 1 60511C86
P 5200 6025
F 0 "#PWR041" H 5200 5875 50 0001 C CNN
F 1 "VEE" H 5300 6075 50 0000 C CNN
F 2 "" H 5200 6025 50 0001 C CNN
F 3 "" H 5200 6025 50 0001 C CNN
1 5200 6025
-1 0 0 1
$EndComp
Text GLabel 4525 5725 1 50 Input ~ 0
cv_postgain2
Connection ~ 5450 6200
$Comp
L Device:R R39
U 1 1 60511CBE
P 5650 5825
F 0 "R39" V 5550 5800 50 0000 L CNN
F 1 "100k" V 5650 5725 50 0000 L CNN
F 2 "" V 5580 5825 50 0001 C CNN
F 3 "~" H 5650 5825 50 0001 C CNN
1 5650 5825
0 1 1 0
$EndComp
Wire Wire Line
4350 5725 4800 5725
Wire Wire Line
3900 6975 3900 7200
Wire Wire Line
4200 6975 4200 7000
Wire Wire Line
4400 7000 4200 7000
Connection ~ 4200 7000
Wire Wire Line
4200 7000 4200 7225
Wire Wire Line
4400 7200 3900 7200
Connection ~ 3900 7200
Wire Wire Line
3900 7200 3900 7225
Wire Wire Line
4875 6525 4775 6525
Wire Wire Line
4775 6525 4775 6600
$Comp
L pspice:OPAMP U4
U 1 1 60511CE4
P 2850 5700
F 0 "U4" H 2975 5600 50 0000 L CNN
F 1 "LM324" H 2750 5700 50 0000 L CNN
F 2 "" H 2850 5700 50 0001 C CNN
F 3 "~" H 2850 5700 50 0001 C CNN
F 4 "X" H 2850 5700 50 0001 C CNN "Spice_Primitive"
F 5 "LM324" H 2850 5700 50 0001 C CNN "Spice_Model"
F 6 "Y" H 2850 5700 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/LM324.ti.lib" H 2850 5700 50 0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 2850 5700 50 0001 C CNN "Spice_Node_Sequence"
1 2850 5700
1 0 0 -1
$EndComp
$Comp
L Device:C C2
U 1 1 60511CEE
P 3150 5975
F 0 "C2" H 3050 6050 50 0000 L CNN
F 1 "10n" H 3000 5900 50 0000 L CNN
F 2 "" H 3188 5825 50 0001 C CNN
F 3 "~" H 3150 5975 50 0001 C CNN
1 3150 5975
1 0 0 -1
$EndComp
Wire Wire Line
11100 1675 11125 1675
Connection ~ 10575 1675
Connection ~ 10925 1675
Wire Wire Line
10925 1675 10575 1675
Wire Wire Line
10925 1675 11075 1675
Wire Wire Line
10925 1725 10925 1675
$Comp
L power:GND #PWR024
U 1 1 5E46C3BD
P 11075 1675
F 0 "#PWR024" H 11075 1425 50 0001 C CNN
F 1 "GND" H 11080 1502 50 0000 C CNN
F 2 "" H 11075 1675 50 0001 C CNN
F 3 "" H 11075 1675 50 0001 C CNN
1 11075 1675
1 0 0 -1
$EndComp
$Comp
L pspice:VSOURCE V4
U 1 1 5E46AAF2
P 10575 1975
F 0 "V4" H 10175 2075 50 0000 L CNN
F 1 "5" H 10175 1825 50 0000 L CNN
F 2 "" H 10575 1975 50 0001 C CNN
F 3 "~" H 10575 1975 50 0001 C CNN
1 10575 1975
1 0 0 -1
$EndComp
$Comp
L pspice:VSOURCE V3
U 1 1 5E46A8BC
P 10575 1375
F 0 "V3" H 10175 1475 50 0000 L CNN
F 1 "5" H 10175 1225 50 0000 L CNN
F 2 "" H 10575 1375 50 0001 C CNN
F 3 "~" H 10575 1375 50 0001 C CNN
1 10575 1375
1 0 0 -1
$EndComp
$Comp
L pspice:0 #GND01
U 1 1 5CF02FCA
P 10925 1725
F 0 "#GND01" H 10925 1625 50 0001 C CNN
F 1 "0" H 10875 1825 50 0000 C CNN
F 2 "" H 10925 1725 50 0001 C CNN
F 3 "~" H 10925 1725 50 0001 C CNN
1 10925 1725
1 0 0 -1
$EndComp
$Comp
L power:VEE #PWR023
U 1 1 5CF0FCB5
P 10575 2275
F 0 "#PWR023" H 10575 2125 50 0001 C CNN
F 1 "VEE" H 10593 2448 50 0000 C CNN
F 2 "" H 10575 2275 50 0001 C CNN
F 3 "" H 10575 2275 50 0001 C CNN
1 10575 2275
-1 0 0 1
$EndComp
$Comp
L power:VCC #PWR022
U 1 1 5CF0E364
P 10575 1075
F 0 "#PWR022" H 10575 925 50 0001 C CNN
F 1 "VCC" H 10592 1248 50 0000 C CNN
F 2 "" H 10575 1075 50 0001 C CNN
F 3 "" H 10575 1075 50 0001 C CNN
1 10575 1075
1 0 0 -1
$EndComp
Wire Wire Line
6175 3950 6175 4700
Wire Wire Line
6175 4700 1725 4700
Wire Wire Line
1725 4700 1725 6775
Wire Wire Line
1725 6775 3600 6775
Text GLabel 6175 4625 0 50 Input ~ 0
signal_intermediate
$Comp
L Device:R R38
U 1 1 60511CC8
P 5600 6200
F 0 "R38" V 5500 6175 50 0000 L CNN
F 1 "4.325k" V 5600 6100 50 0000 L CNN
F 2 "" V 5530 6200 50 0001 C CNN
F 3 "~" H 5600 6200 50 0001 C CNN
1 5600 6200
0 1 1 0
$EndComp
$Comp
L pspice:OPAMP U7
U 1 1 60626219
P 7875 4775
F 0 "U7" H 8000 4675 50 0000 L CNN
F 1 "LM324" H 7875 4575 50 0000 L CNN
F 2 "" H 7875 4775 50 0001 C CNN
F 3 "~" H 7875 4775 50 0001 C CNN
F 4 "X" H 7875 4775 50 0001 C CNN "Spice_Primitive"
F 5 "LM324" H 7875 4775 50 0001 C CNN "Spice_Model"
F 6 "Y" H 7875 4775 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/LM324.ti.lib" H 7875 4775 50 0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 7875 4775 50 0001 C CNN "Spice_Node_Sequence"
1 7875 4775
1 0 0 -1
$EndComp
$Comp
L power:VCC #PWR046
U 1 1 606268CF
P 7775 4475
F 0 "#PWR046" H 7775 4325 50 0001 C CNN
F 1 "VCC" H 7675 4525 50 0000 C CNN
F 2 "" H 7775 4475 50 0001 C CNN
F 3 "" H 7775 4475 50 0001 C CNN
1 7775 4475
-1 0 0 -1
$EndComp
$Comp
L power:VEE #PWR047
U 1 1 606268D9
P 7775 5075
F 0 "#PWR047" H 7775 4925 50 0001 C CNN
F 1 "VEE" H 7875 5125 50 0000 C CNN
F 2 "" H 7775 5075 50 0001 C CNN
F 3 "" H 7775 5075 50 0001 C CNN
1 7775 5075
1 0 0 1
$EndComp
Text GLabel 7575 4675 0 50 Input ~ 0
cv_pregain2
$Comp
L power:GND #PWR032
U 1 1 6062D3C0
P 6800 5175
F 0 "#PWR032" H 6800 4925 50 0001 C CNN
F 1 "GND" H 6700 5225 50 0001 C CNN
F 2 "" H 6800 5175 50 0001 C CNN
F 3 "" H 6800 5175 50 0001 C CNN
1 6800 5175
1 0 0 -1
$EndComp
Connection ~ 6800 4875
$Comp
L power:VCC #PWR025
U 1 1 6062DA96
P 6800 4575
F 0 "#PWR025" H 6800 4425 50 0001 C CNN
F 1 "VCC" H 6815 4748 50 0000 C CNN
F 2 "" H 6800 4575 50 0001 C CNN
F 3 "" H 6800 4575 50 0001 C CNN
1 6800 4575
-1 0 0 -1
$EndComp
Wire Wire Line
8175 4775 8175 5375
Wire Wire Line
8175 5375 7925 5375
Wire Wire Line
7625 5375 7425 5375
Wire Wire Line
7425 5375 7425 4875
Wire Wire Line
7425 4875 7575 4875
Wire Wire Line
6800 4875 7425 4875
Connection ~ 7425 4875
Text GLabel 8175 4775 2 50 Input ~ 0
fnord
$Comp
L Device:R R25
U 1 1 60637B40
P 7775 5375
F 0 "R25" V 7875 5300 50 0000 L CNN
F 1 "22k" V 7775 5300 50 0000 L CNN
F 2 "" V 7705 5375 50 0001 C CNN
F 3 "~" H 7775 5375 50 0001 C CNN
1 7775 5375
0 -1 1 0
$EndComp
Wire Wire Line
8175 5675 8175 5375
Connection ~ 8175 5375
$Comp
L Device:R R40
U 1 1 60647A3C
P 6225 5675
F 0 "R40" V 6125 5650 50 0000 L CNN
F 1 "47k" V 6225 5575 50 0000 L CNN
F 2 "" V 6155 5675 50 0001 C CNN
F 3 "~" H 6225 5675 50 0001 C CNN
1 6225 5675
0 1 1 0
$EndComp
$Comp
L power:VCC #PWR050
U 1 1 6064CC3E
P 6750 475
F 0 "#PWR050" H 6750 325 50 0001 C CNN
F 1 "VCC" H 6765 648 50 0000 C CNN
F 2 "" H 6750 475 50 0001 C CNN
F 3 "" H 6750 475 50 0001 C CNN
1 6750 475
1 0 0 -1
$EndComp
$Comp
L power:VEE #PWR018
U 1 1 60682B76
P 5750 3050
F 0 "#PWR018" H 5750 2900 50 0001 C CNN
F 1 "VEE" H 5765 3223 50 0000 C CNN
F 2 "" H 5750 3050 50 0001 C CNN
F 3 "" H 5750 3050 50 0001 C CNN
1 5750 3050
-1 0 0 1
$EndComp
Connection ~ 4800 5725
$Comp
L pspice:OPAMP U5
U 1 1 60511C61
P 5100 5725
F 0 "U5" H 5225 5625 50 0000 L CNN
F 1 "LM324" H 5100 5525 50 0000 L CNN
F 2 "" H 5100 5725 50 0001 C CNN
F 3 "~" H 5100 5725 50 0001 C CNN
F 4 "X" H 5100 5725 50 0001 C CNN "Spice_Primitive"
F 5 "LM324" H 5100 5725 50 0001 C CNN "Spice_Model"
F 6 "Y" H 5100 5725 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/LM324.ti.lib" H 5100 5725 50 0001 C CNN "Spice_Lib_File"
F 8 "1,2,4,5,3" H 5100 5725 50 0001 C CNN "Spice_Node_Sequence"
1 5100 5725
-1 0 0 -1
$EndComp
Wire Wire Line
5450 5825 5450 6200
Wire Wire Line
5500 5825 5450 5825
Wire Wire Line
5450 5825 5400 5825
Wire Wire Line
5450 5675 6075 5675
Connection ~ 5450 5825
Wire Wire Line
5450 5675 5450 5825
Wire Wire Line
5500 5525 5400 5525
Wire Wire Line
5400 5525 5400 5625
$Comp
L power:VEE #PWR020
U 1 1 60694768
P 5750 6200
F 0 "#PWR020" H 5750 6050 50 0001 C CNN
F 1 "VEE" H 5765 6373 50 0000 C CNN
F 2 "" H 5750 6200 50 0001 C CNN
F 3 "" H 5750 6200 50 0001 C CNN
1 5750 6200
-1 0 0 1
$EndComp
Wire Wire Line
7875 5675 7625 5675
$Comp
L Device:Q_PNP_CBE Q9
U 1 1 60698B53
P 7525 5875
F 0 "Q9" H 7400 5700 50 0000 L CNN
F 1 "PNP" H 7375 6050 50 0000 L CNN
F 2 "" H 7725 5975 50 0001 C CNN
F 3 "~" H 7525 5875 50 0001 C CNN
F 4 "Q" H 7525 5875 50 0001 C CNN "Spice_Primitive"
F 5 "BC557b" H 7525 5875 50 0001 C CNN "Spice_Model"
F 6 "Y" H 7525 5875 50 0001 C CNN "Spice_Netlist_Enabled"
F 7 "/home/flo/analog-synth/simulation/lib/BC547_557.lib" H 7525 5875 50 0001 C CNN "Spice_Lib_File"
1 7525 5875
1 0 0 -1
$EndComp
Connection ~ 7625 5675
Wire Wire Line
7625 5675 7325 5675
Wire Wire Line
7325 5875 7325 5675
Connection ~ 7325 5675
Wire Wire Line
7325 5675 6375 5675
Text GLabel 7200 5675 1 50 Input ~ 0
fnord2
$Comp
L Device:R R22
U 1 1 6062DA80
P 6800 5025
F 0 "R22" V 6900 4950 50 0000 L CNN
F 1 "2.2k" V 6800 4950 50 0000 L CNN
F 2 "" V 6730 5025 50 0001 C CNN
F 3 "~" H 6800 5025 50 0001 C CNN
1 6800 5025
1 0 0 1
$EndComp
$Comp
L Device:R R20
U 1 1 6062DA8A
P 6800 4725
F 0 "R20" V 6900 4650 50 0000 L CNN
F 1 "2k" V 6800 4650 50 0000 L CNN
F 2 "" V 6730 4725 50 0001 C CNN
F 3 "~" H 6800 4725 50 0001 C CNN
1 6800 4725
1 0 0 1
$EndComp
$Comp
L Device:R R17
U 1 1 60694ED9
P 8025 5675
F 0 "R17" V 7925 5650 50 0000 L CNN
F 1 "1k" V 8025 5575 50 0000 L CNN
F 2 "" V 7955 5675 50 0001 C CNN
F 3 "~" H 8025 5675 50 0001 C CNN
1 8025 5675
0 1 1 0
$EndComp
$Comp
L power:GND #PWR?
U 1 1 6069DA07
P 7625 6075
F 0 "#PWR?" H 7625 5825 50 0001 C CNN
F 1 "GND" H 7630 5902 50 0001 C CNN
F 2 "" H 7625 6075 50 0001 C CNN
F 3 "" H 7625 6075 50 0001 C CNN
1 7625 6075
-1 0 0 -1
$EndComp
$EndSCHEMATC
c305a21f7This file is pinned to the selected release. Download the original to open it in your design tool.